登录
首页 » Verilog » 子带编码,在Verilog SPIHT算法

子带编码,在Verilog SPIHT算法

于 2022-01-25 发布 文件大小:20.85 kB
0 196
下载积分: 2 下载次数: 1

代码说明:

文件包含

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 使用H57V2562GTR实现的SDRAM代码
    使用verilog语言编写的SDRAM读写程序,设置为突发读、突发写、全页读写模式。
    2022-09-07 23:15:07下载
    积分:1
  • zybo1_FPGA_Design_Flow_using_Vivado
    zybo1_FPGA_Design_Flow_using_Vivado,基于zybo实现加法器功能,zybo简单例程。
    2022-07-07 21:26:49下载
    积分:1
  • urisc
    自己用verilog编写的urisc程序,调试成功,压缩包里有仿真图像,值得学习参考。(Written in verilog urisc program debugging, simulation image compression bag, worth learning reference.)
    2021-04-22 17:38:48下载
    积分:1
  • rough22
    采用倍频及1/3、1/12倍频绘制的路面不平度频谱图(自编)(Using octave and 1/3, 1/12 octave drawn road roughness spectrum (self))
    2013-09-10 16:50:13下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • FPGA+AD7656
    说明:  FPGA控制AD7656和模拟开关实现36路模拟量循环采集(FPGA control AD7656 and analog switch to realize 36 channels of analog cyclic acquisition)
    2020-10-11 23:27:32下载
    积分:1
  • VHDL3
    说明:  一个使用VHDL进行正弦波信号产生的历程,非常有用。(A sine wave signal generator using VHDL for the course, very useful.)
    2010-03-27 09:18:41下载
    积分:1
  • 4-16.doc
    4-16译码器,用VHDL编写的,可以直接下载到可编程逻辑器件中(4-16 decoder, written with VHDL, can be directly downloaded to the programmable logic device)
    2010-11-24 15:13:14下载
    积分:1
  • fpga1394
    这是一段控制1394芯片的cpld的verilog程序,可以参考,在实际项目中已经采用.(This is a control chip cpld 1394 Verilog the procedures, they can refer to the actual project has been adopted.)
    2005-03-31 16:09:51下载
    积分:1
  • CRC
    10G网络 CRC-32 CRC-64计算代码(10G Network CRC-32 CRC-64 Computing Code)
    2020-06-22 19:20:01下载
    积分:1
  • 696516资源总数
  • 106641会员总数
  • 4今日下载