登录
首页 » VHDL » 一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧...

一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧...

于 2022-01-26 发布 文件大小:3.05 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧-a 16 cpu of VHDL code. Specific content is not clear to me that their study it slowly

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 9536
    Xilinx user constraints file for the cpld xc9536 or xc9536xl or xc9572 or xc9572xl
    2012-11-06 11:49:12下载
    积分:1
  • vga_interface_requiring_core_regeneration
    vga interface with text rom. font size 80x40. core need core regeneration.
    2013-05-19 02:09:10下载
    积分:1
  • pinlvji
    说明:  使用FPGA测量频率大小,并且在数码管上进行显示(Frequency measurement using FPGA and display on digital tube)
    2020-06-18 10:20:02下载
    积分:1
  • QPSK_System
    实现QPSK系统的调制解调仿真,基带成形滤波器采用升余弦滚降滤波器,将仿真的误码率与理论误码率作了比较(Implement QPSK modulation and demodulation simulation system, the baseband shaping filter using Raised Cosine filter will BER simulation were compared with the theoretical BER)
    2020-12-22 15:39:07下载
    积分:1
  • s3esk_cpld_design
    Spartan-3E板卡XC2C64A CPLD 的代码(the XC2C64A CPLD on the Spartan-3E Starter Kit boards)
    2009-12-01 00:40:17下载
    积分:1
  • bootstrap_ace_v1.3.2
    多年项目经验测试文档测试文档,重要保存重要保存重要保存重要保存重要保存重要保存(Years of project experience testing document testing, it is important to save save save important important important important to save save save important)
    2016-03-05 15:46:27下载
    积分:1
  • 1_061227123744
    max plus的入门与应用,适合初学者对max plus ii有一个感性的认识(max plus entry and applications, suitable for beginners to the max plus ii have a perceptual awareness of)
    2007-11-22 09:55:10下载
    积分:1
  • FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中...
    FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中-FPGA in Verilog source code under the PWM, including the target program, can be directly downloaded to use, can be used in motor control in
    2022-07-04 10:40:23下载
    积分:1
  • qpsk
    QFSK的调制与解调,用C写的主程序,汇编写的调制与解调的子程序(QFSK the modulation and demodulation, with the main program in C, compile writing, the modulation and demodulation of the Subprogram)
    2020-07-01 19:20:02下载
    积分:1
  • Realize with a clock input, can realize multi
    实现同一个时钟输入,可以实现多分频,在一个时钟的驱动下-Realize with a clock input, can realize multi-frequency, in a clock-driven
    2023-02-21 01:50:03下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载