登录
首页 » VHDL » 一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧...

一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧...

于 2022-01-26 发布 文件大小:3.05 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧-a 16 cpu of VHDL code. Specific content is not clear to me that their study it slowly

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • recarry
    fir filter 程序 老师上课留的作业,在这里跟大家分享一下,希望能有所帮助(fir filter procedures teacher in the class to stay the operation here to share with you, hope can be helped)
    2006-10-11 19:34:43下载
    积分:1
  • freeDev数字应用开发板中的VGA控制器的IP核的verilog实现
    freeDev数字应用开发板中的VGA控制器的IP核的verilog实现-freeDev digital application development board of the VGA controller IP core implementation of the verilog
    2022-03-01 11:34:28下载
    积分:1
  • VHDL_programs
    VHDL programmes for basic digital circuits. begineers can learn easily
    2013-09-28 13:46:58下载
    积分:1
  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • GPS
    在fpga中对GPS信息采集程序。具有很好的参考性(In the fpga in the GPS information collection procedures. Has a very good reference)
    2011-11-17 13:49:20下载
    积分:1
  • frequency divider
    FPGA对系统50M时钟进行分频。FPGA最基本功能基础(FPGA Verilog program, key detection, program jitter elimination, jitter elimination, delay detection keys)
    2019-04-27 23:35:12下载
    积分:1
  • 交通灯控制(VHDL)!!!!!!!!!!!!!!!!!!!!!!!!!!…
    交通灯控制(VHDL)-Traffic Light Control (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !
    2023-03-20 10:30:04下载
    积分:1
  • keyboard
    用FPGA单片机软核实现键盘扫描,键盘为4X4矩阵键盘,输入相应键值,用数码管显示-keyboard
    2022-05-20 15:47:09下载
    积分:1
  • STM32F407FFT
    使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
    2020-06-20 19:00:02下载
    积分:1
  • FPGA
    基于FPGA实现的一种新型数字锁相环-FPGA-based realization of a new type of digital phase-locked loop
    2023-01-20 11:30:04下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载