登录
首页 » VHDL » Realize with a clock input, can realize multi

Realize with a clock input, can realize multi

于 2023-02-21 发布 文件大小:910.00 B
0 109
下载积分: 2 下载次数: 1

代码说明:

实现同一个时钟输入,可以实现多分频,在一个时钟的驱动下-Realize with a clock input, can realize multi-frequency, in a clock-driven

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL采用I2C控制器,是一个组件,你可以使用添加之间。
    用VHDL制作的I2C控制器,是一个component,之间添加就可以使用。-VHDL produced using I2C controller, is a component, you can use to add between.
    2022-06-18 14:45:04下载
    积分:1
  • my_booth_mp
    booth algotihm verilog design and test
    2016-06-14 16:02:10下载
    积分:1
  • Oregano Systems 8051 ip core
    Oregano Systems 8051 ip核-Oregano Systems 8051 ip core
    2022-08-21 05:55:40下载
    积分:1
  • Vivado基础实验
    通过用vivado完成一个流水灯项目手把手教你如何使用vivado,内容十分详细。(Using vivado to complete a running light project, you can learn how to use vivado by hand. The content is very detailed.)
    2018-12-06 16:14:45下载
    积分:1
  • In the FPGA development board shows the string, using VHDL language, in a simple...
    在FPGA开发板显示字符串,采用VHDL语言,以简单的功能说明FPGA的开发流程.-In the FPGA development board shows the string, using VHDL language, in a simple functional description FPGA-development process.
    2022-03-25 05:15:56下载
    积分:1
  • arbiter_ip
    Arbiter code for simulation purpose
    2013-07-13 17:45:11下载
    积分:1
  • LED_Test
    Led灯控制实验用例 目录文件结构: led_test ├─ main.c C语言主源文件 └─ led.c Led灯控制函数源文件(Led lamp control experiment directory file structure use case: led_test ├ ─ main.c C language source file owners └ ─ led.c Led lamp control function source file)
    2009-06-24 23:46:16下载
    积分:1
  • MUX
    说明:  用CASE实现4选1数据选择器 很实用 运用VERILOG(Using CASE to achieve 4 election 1 Data Selector practical use Verilog)
    2008-09-11 11:37:35下载
    积分:1
  • fpgaConfig_V1_2_SFLASH_20090507a
    自己写的一个使用单片机配置FPGA的下位机C代码,使用一个C8051F330,外置SPI FLASH,通过串口可将程序写入FLASH,上电时自动加载到FPGA完成配置。(Wrote it myself, using a microcontroller to configure FPGA code for the next bit plane C, using a C8051F330, external SPI FLASH, the program is written through the serial port can be FLASH, power-on automatically loaded into the FPGA to complete the configuration.)
    2021-02-16 07:29:47下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载