-
UART
实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
- 2013-11-30 13:25:21下载
- 积分:1
-
adrv9009_fmcomms8_sync_test_bash
说明: adrv9009的测试平台的测试脚本,适合新人参考(Adrv9009 test platform test script, suitable for new reference)
- 2020-08-03 08:50:49下载
- 积分:1
-
FPGA
zc706板子原理图,在使用板子时候可以参照设计,使用帮助巨大。(Zc706 board schematic diagram, when using the board can be reference to design, use the help.)
- 2016-01-13 22:00:05下载
- 积分:1
-
turbo
详细讲述TURBO码的FPGA实现原理,可作参考,不是码源(A detailed account of the FPGA implementation of principle of the TURBO code can be used as reference, not source code)
- 2012-05-01 13:12:59下载
- 积分:1
-
29_ad9226_test
用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
- 2019-06-24 16:43:27下载
- 积分:1
-
uart
说明: fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
- 2020-06-20 17:00:02下载
- 积分:1
-
cordic
16级流水线型cordic旋转代码以及测试文件,亲测好用(16-stage pipelined cordic rotation code and test files, pro-testing)
- 2019-03-09 08:59:01下载
- 积分:1
-
Modelsim
不错的Quartus II 与modelsim结合仿真简介笔记,较为适合初学者,希望对大家有帮助!()
- 2008-06-06 18:16:53下载
- 积分:1
-
Enc8b10b
说明: serdes中的8B/10B编码 verilog实现(Implementation of 8B / 10B coding Verilog)
- 2020-09-13 01:37:58下载
- 积分:1
-
src
说明: 假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
- 2020-12-15 13:49:14下载
- 积分:1