登录
首页 » VHDL » 交织和解交织模块,采用矩阵交织方式,且有两套并行存储器,可以实现连续数据流操作,不会有数据滞留和丢失...

交织和解交织模块,采用矩阵交织方式,且有两套并行存储器,可以实现连续数据流操作,不会有数据滞留和丢失...

于 2022-01-30 发布 文件大小:2.39 kB
0 152
下载积分: 2 下载次数: 3

代码说明:

交织和解交织模块,采用矩阵交织方式,且有两套并行存储器,可以实现连续数据流操作,不会有数据滞留和丢失-Intertwined intertwined reconciliation module, interwoven matrix approach, and has two sets of parallel memory, you can realize continuous data stream operations, will not have data retention and loss

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 四位除法器的VHDL源程序
    四位除法器的VHDL源程序-four division of VHDL source
    2022-01-27 20:04:11下载
    积分:1
  • verilog-PS2
    说明:  在FPGA内,实现PS2键盘数据读取功能,verilog源代码(In the FPGA, achieving PS2 keyboard data read functions, verilog source code)
    2009-08-28 16:10:24下载
    积分:1
  • clock
    说明:  there's a clock divider for DE2 altra board clock (50MHz)
    2017-07-29 23:46:29下载
    积分:1
  • 跑马灯led_horse vhdl cpldfpga
    跑马灯led_horse vhdl cpldfpga-led_horse vhdl cpldfpga
    2022-12-03 00:40:03下载
    积分:1
  • fm_parcial
    this is a simulation fm in simulink mathlab this is one program with pll
    2012-11-30 10:02:10下载
    积分:1
  • verilog例子很丰富,几个经典的,希望对初学者有所帮助
    verilog例子很丰富,几个经典的,希望对初学者有所帮助-verilog examples of very rich, a few classic, and want to be helpful for beginners
    2023-03-17 19:05:03下载
    积分:1
  • CPU
    十一和通过vivado实现多周期cpu,各种作业再里面包含了(Realizing multi period CPU)
    2020-12-29 10:19:00下载
    积分:1
  • 61EDA_B79
    书名:LDPC原理与应用。是国内第一本介绍用LDPC编、译码基本原理及应用技术的一本书。对用 vhdl 或verilog实现硬件编程LDPC的人开发无线通信是很好的资料(Title: LDPC Principles and Applications. Is the first book describes using LDPC Encoding and Decoding the basic principles and application of technology, a book. Right to use vhdl or verilog hardware programming LDPC people to achieve development of wireless communications is a very good information)
    2009-10-30 10:36:35下载
    积分:1
  • This code that genetes a square, sawtooth and a triangular waveform. It is usefu...
    This code that genetes a square, sawtooth and a triangular waveform. It is useful for designing a function generator in VHDL.
    2022-07-04 20:04:24下载
    积分:1
  • verilog ADPLL file with testbench
    verilog ADPLL file with testbench
    2022-04-20 22:45:21下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载