登录
首页 » VHDL » 四位除法器的VHDL源程序

四位除法器的VHDL源程序

于 2022-01-27 发布 文件大小:958.00 B
0 147
下载积分: 2 下载次数: 1

代码说明:

四位除法器的VHDL源程序-four division of VHDL source

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 在spartan-3e上利用八个led实现流水灯效果
    在spartan-3e上利用八个led实现流水灯效果-Spartan-3e in the use of eight led lights to achieve the effect of flowing water
    2022-03-21 18:10:29下载
    积分:1
  • relay_test
    Simple relay trigger
    2015-01-28 12:16:35下载
    积分:1
  • verilog 写的 “梁祝”乐曲演奏电路
    verilog 写的 “梁祝”乐曲演奏电路-verilog wrote " The Butterfly Lovers" music concert circuit
    2022-02-03 08:31:54下载
    积分:1
  • 总结设计中的重点及注意的地方,常出现错误的地方等。
    总结设计中的重点及注意的地方,常出现错误的地方等。-Summarize the design of the focus and attention of local, often the wrong place and so on.
    2022-08-24 04:12:36下载
    积分:1
  • Endat_2
    Endat slave interface
    2021-04-21 19:38:49下载
    积分:1
  • DDS signal generator, can produce a variety of waveforms, are mysterious wave, t...
    DDS信号发生器,能产生多种波形,正玄波,三角波,方波,频率可调,相位可调-DDS signal generator, can produce a variety of waveforms, are mysterious wave, triangle wave, square wave, frequency tunable, phase adjustable
    2022-11-28 01:05:04下载
    积分:1
  • 经典SOC设计教程
    SOC经典教程,包含案例以及完整的代码等等。(SOC classic tutorial, including cases and complete code, and so on.)
    2020-07-01 22:20:02下载
    积分:1
  • sync_bitops
    Set a bit and return its old value.
    2015-06-23 14:22:31下载
    积分:1
  • basic_cpu_mano_ise_vhdl
    morris mano basic vhdl code in ise
    2014-01-13 05:52:01下载
    积分:1
  • hgb_pci_host
    说明:  内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的(There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of)
    2008-09-16 18:57:25下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载