登录
首页 » VHDL » USB1.1 IP核心控制设备,用硬件描述语言…

USB1.1 IP核心控制设备,用硬件描述语言…

于 2022-01-30 发布 文件大小:128.67 kB
0 136
下载积分: 2 下载次数: 1

代码说明:

usb1.1的设备控制器IP核,是用verilog硬件描述语言写的-USB1.1 IP core for device control, written with hardware describing language of Verilog.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I downloaded off the Internet and debug off, and the full realization of NIOS un...
    本人上网下载下来并调试过的,完全实现NIOS 下对SD卡读写及包括FAT16文件系统的实现,使用的是QT8.1,FPGA里实现,里面有详细接线图,是完整的一个工程,在EP2C20Q240C8里调试成功-I downloaded off the Internet and debug off, and the full realization of NIOS under the SD card reader and includes FAT16 file system implementation, using QT8.1, FPGA years to achieve, which detailed wiring diagram, is a complete one project in EP2C20Q240C8 debug in the success of
    2022-02-26 09:47:41下载
    积分:1
  • VGAtuxiangxianshi
    用FPGA实现 VGA显示的图像显示控制器设计 用VHDL实现 硬件实现是屏幕上面出现彩色条纹(VGA display with FPGA image display controller design Using VHDL hardware implementation is colored stripes appear above the screen)
    2014-05-19 14:07:57下载
    积分:1
  • Xilinx PicoBlaze的解释
    Xilinx picoBlaze explained
    2022-01-26 03:15:36下载
    积分:1
  • 方形伺服电机 vhdl
    PROGRAMM有助于使40厘米见方与FPGA机器人改变board.The运动遵循顺时针旋转。此外,惯性中心的旋转过程中保持不动。
    2022-02-14 00:56:00下载
    积分:1
  • VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码....
    VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
    2022-12-29 08:25:03下载
    积分:1
  • FPGA_SPWM
    说明:  此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • verilog
    用fpga制作一个音乐播放器,此为浙江大学信电系fpga教程大实验成果。(Use fpga make a music player, this is the letter Electrical Zhejiang University fpga tutorial big experiment results.)
    2020-12-14 09:09:14下载
    积分:1
  • oled
    驱动0.96寸的oled显示数字和字母,(Drive 0.96 inch OLED to display numbers and letters.)
    2021-01-14 16:28:46下载
    积分:1
  • i2c_master_top
    i2c core : i2c master top
    2012-05-23 01:17:22下载
    积分:1
  • basys3_timing
    基于Basys3的数字钟实例,主要用于Basys3、vivado开发环境入门。源码使用VerilogHDL(Based on digital clock instance Basys3, mainly for Basys3, vivado development environment started. Use Code VerilogHDL)
    2016-03-06 11:08:18下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载