网站首页

3。这个核心的分配必须是免费的。充电

于 2022-01-31 发布文件大小:2.38 kB

 0  176

下载积分: 2 下载次数: 1

我要下载

代码说明：

3. Distribution of this core must be free of charge. Charging is -- allowed only for value added services. Value added services -- would include copying fees, modifications, customizations, and -- inclusion in other products.-3. Distribution of this core must be free of charge. Charging is-- allowed only for value added services. Value added services-- would include copying fees, modifications, customizations, and-- inclusion in other products.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

AD9767_DDS
说明：基于fpga的DDS程序可输出正弦波方波三角波锯齿波(DDS program based on FPGA can output sinusoidal square wave triangular wave sawtooth wave)

2020-06-20 21:00:01下载

积分：1
dct_verilog
用FPGA实现dct变换。verilog语言实现，在quartus9.0中验证，含整个工程(dct transform verilog language in quartus9.0 verify, with the entire project)

2020-12-02 18:59:24下载

积分：1
SG3525pinlvgenzong
采用SG3525实现感应加热电源的频率跟踪。(SG3525 is used to realize frequency tracking of induction heating power supply.)

2018-05-09 19:22:35下载

积分：1
二进制神经网络（BNN）bnn-fpga-master
说明： bnn-fpga是FPGA上CIFAR-10的二进制神经网络（BNN）加速器的开源实现。加速器针对低功耗嵌入式现场可编程SoC，并在Zedboard上进行了测试。在编写CIFAR-10测试集中的10000张图像时，错误率是11.19％。(bnn-fpga is an open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA. The architecture and training of the BNN is proposed by Courbarieaux et al. and open-source Python code is available. Our accelerator targets low-power embedded field-programmable SoCs and was tested on a Zedboard. At time of writing the error rate on the 10000 images in the CIFAR-10 test set is 11.19%.)

2020-07-27 07:02:34下载

积分：1
fir4btp
4tap FIR filter in verilog code

2014-01-13 22:30:58下载

积分：1
AD9826-verilog
使用Verilog编写的ad9826的控制模块(the module of ad9826 with verilog)

2016-05-09 14:45:37下载

积分：1
四位乘法器的VHDL源程序
四位乘法器的VHDL源程序-four Multiplier VHDL source

2022-03-28 16:11:53下载

积分：1
xapp888
说明： xilinx fpga各版本mmcm/pll动态配置RTL代码，包括testbench(xilinx fpga mmcm/pll drp RTL code, including testbench)

2021-01-21 21:38:46下载

积分：1
移位相加硬件乘法器,基于FPGA的VHDL语言编写的,含有全部文件
移位相加硬件乘法器,基于FPGA的VHDL语言编写的,含有全部文件-displacement add hardware multiplier, based on FPGA VHDL prepared, containing all the documents

2022-06-19 21:07:11下载

积分：1
本程序实现任意占空比产生，已经在easyfpga030综合过
本程序实现任意占空比产生，已经在easyfpga030综合过-This procedure generated to achieve an arbitrary duty cycle

2022-08-03 13:14:41下载

积分：1

696516资源总数
106783会员总数
25今日下载

3。这个核心的分配必须是免费的。充电

0 个回复

热门标签

热门下载