登录
首页 » VHDL » 本程序实现任意占空比产生,已经在easyfpga030综合过

本程序实现任意占空比产生,已经在easyfpga030综合过

于 2022-08-03 发布 文件大小:1.03 kB
0 84
下载积分: 2 下载次数: 1

代码说明:

本程序实现任意占空比产生,已经在easyfpga030综合过-This procedure generated to achieve an arbitrary duty cycle

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL.Programming
    这是这本书的第四个版本,现在这个版本不仅提供了VHDL语言的覆盖面,但设计方法的信息,以及。此版本将指导读者通过创建一个VHDL设计的过程中,模拟设计,综合设计,放置和布线设计,使用的重要模拟验证的最终结果,新的技术,称为全速调试,提供了极其快速设计验证。在这个版本的设计,例如已被更新(This is the fourth version of the book and this version now not only provides VHDL language coverage but design methodology information as well. This version will guide the reader through the process of creating a VHDL design, simulating the design, synthesizing the design, placing and routing the design, using VITAL simulation to verify the final result, and a new technique called At-Speed debugging that provides extremely fast design verification. The design example in this version has been updated to reflect.)
    2012-04-08 19:36:36下载
    积分:1
  • SPI_Master
    此代码是SPI接口的Master的Verilog源代码,经上板测试是没有问题的,请大家放心使用 (This code SPI Interface Master of Verilog source code, there is no problem on board test, please rest assured to use)
    2021-02-25 09:19:38下载
    积分:1
  • code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx-code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    2022-04-09 10:05:17下载
    积分:1
  • xilinx xc9572 cpld 实现的伺服电机控制器,电机控制输出,和增量编码器读取。...
    xilinx xc9572 cpld 实现的伺服电机控制器,电机控制输出,和增量编码器读取。-Xilinx xc9572 cpld achieve servo motor controller, motor control output, Incremental encoder and the reader.
    2022-07-13 06:40:13下载
    积分:1
  • shizhong
    VHDL写时钟,分频模块什么,实现计时。定点报时,定点闹钟,显示年月日。(verilog HDL)
    2014-01-09 18:29:40下载
    积分:1
  • file_read vhdl code provide by my teacher for reading file into FSM
    file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code
    2022-03-12 05:55:24下载
    积分:1
  • Signed-Arithmetic-in-Verilog-2001
    有符号数的完整讲义和例子Verilog 2001(Signed Arithmetic in Verilog 2001, paper with examples)
    2011-01-18 17:15:09下载
    积分:1
  • divisor
    Time divisor vhdl code
    2009-06-02 21:31:05下载
    积分:1
  • 适用于FPGA的SOPC方面的元器件添加,如COMPNENT
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2022-09-20 17:30:03下载
    积分:1
  • DCT
    用verilog语言实现DCT编解码 附有DCT的说明(Using Verilog language realize DCT codec with a description of DCT)
    2020-11-14 15:19:41下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载