登录
首页 » VHDL » 基于sopc ep2c5开发板的rs232例程

基于sopc ep2c5开发板的rs232例程

于 2022-02-05 发布 文件大小:946.00 B
0 119
下载积分: 2 下载次数: 1

代码说明:

基于sopc ep2c5开发板的rs232例程-On sopc ep2c5 development board rs232 routines

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • costas_PLL
    costas载波恢复算法 锁相环路,注释很清楚(costas carrier recovery algorithm PLL)
    2012-08-03 16:07:41下载
    积分:1
  • 29335-素材(代码)
    说明:  基于fpga的数字图像处理原理及应用源码(The principle and source code of digital image processing based on FPGA)
    2020-07-02 05:00:02下载
    积分:1
  • 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
    用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
    2022-06-17 10:57:04下载
    积分:1
  • TOFED_Dataflow
    Take its complement by applying DeMorgan’s theorem to obtain F in the form of product of complemented products.
    2014-11-08 06:56:35下载
    积分:1
  • lowpass
    低通滤波器(由matlab和simulink两种方法实现)源文件及图片示例(Low-pass filter) source file and photo examples (by the two methods matlab and simulink)
    2013-03-13 18:36:40下载
    积分:1
  • DDS_BPSK
    基于DDS的BPSK调制器设计Verilog源码( U57FA u4E8.08 u868)
    2017-04-28 11:44:46下载
    积分:1
  • problem
    在学习verilog 中与遇到一些列问题的整理。(this Documentation is about the problem about verilog which is meeted when i was learn FPGA)
    2014-03-07 22:24:19下载
    积分:1
  • 读写FAT32文件系统的SD卡实验
    资源描述该程序可以读写FAT32文件系统的SD卡。SD卡的接口现在采用IO模拟接口方式。在板子SD卡座上插上FAT32格式的SD卡,请连接下载线的JTAG接口到板子,下载fpga的SOF文件,再下载NIOSII IDE中的文件。
    2022-02-09 20:27:01下载
    积分:1
  • read-string-from-FLASH
    read data of type character from flash memory
    2013-09-08 03:49:15下载
    积分:1
  • FPGAdesignXilinx
    华为内部资料,关于FPGA设计的详细过程介绍,很不错的。本文档从FPGA器件结构出发以速度路径延时大小和面积资源占用率为主题描述在FPGA设计过程中应当注意的问题和可以采用的设计技巧。(Huawei internal information, with regard to detailed FPGA design process of introduction, it is good. This document from the FPGA device structure in order to speed the path delay and area the size of the theme of the occupancy rate of resource description in the FPGA design process should pay attention to the problems and design techniques can be used.)
    2020-12-21 13:59:08下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载