登录
首页 » VHDL » 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....

用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....

于 2022-06-17 发布 文件大小:2.84 kB
0 146
下载积分: 2 下载次数: 2

代码说明:

用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • 有关视频压缩的IPCore,希望对大家有用
    有关视频压缩的IPCore,希望对大家有用-Video Compression IPCore
    2022-09-14 19:10:03下载
    积分:1
  • PCM
    本例设计一个码率为500kb/s,字长为8 位、帧长为128 个字、帧同步码为EB90H 的PCM 采编器。用VHDL语言实现的。(This designs a code to lead for the 500 kbs|s, the word is long for 8, the growing is synchronous code of for 128 words and for the EB90 H of PCM adopt to weave a machine.Use what VHDL language carry out. )
    2021-04-23 17:08:47下载
    积分:1
  • BCH3
    BCH3.c,提供m<21以下的所有码长的BCH编解码模块。以供大家参考。谢谢(BCH encoder&decoder GF(2^m) m<21)
    2021-01-26 11:58:36下载
    积分:1
  • circuit_timing
    verilog延时电路的不同写法,和综合能否。可对比学习(Different wording verilog delay circuit, and comprehensive ability. Comparable learning)
    2014-05-14 18:02:44下载
    积分:1
  • Endat_2
    Endat slave interface
    2021-04-21 19:38:49下载
    积分:1
  • 用verilog写的cpld的各种分频程序,希望大家指正,谢谢!
    用verilog写的cpld的各种分频程序,希望大家指正,谢谢!-using Verilog cpld written by the various sub-frequency procedures in the hope that we stand corrected, thank you!
    2023-01-20 06:35:04下载
    积分:1
  • ser_to_parr
    很有用的10bit串并转换verilog程序,需要的可以拿去参考下,在quartusII上已验证过(Useful 10bit string and convert verilog program, need to take a reference, has been verified in quartusII)
    2012-05-21 16:21:22下载
    积分:1
  • AMBA APB桥VHDL
    这是一个AMBA APB桥实现VHDL。这包括主人,奴隶和试验台试验桥。我已经测试功能。
    2022-06-02 20:02:44下载
    积分:1
  • 用VHDL语言将二进制数据转换成十进制数据,并将十进制的每一个位分离出来单独存放。使用状态机实现,程序简单,仿真效果很理想,占用可编程器件的资源较少。...
    用VHDL语言将二进制数据转换成十进制数据,并将十进制的每一个位分离出来单独存放。使用状态机实现,程序简单,仿真效果很理想,占用可编程器件的资源较少。-VHDL language with the binary data into decimal data and decimal places separated from each store individually. Realize the use of state machine, the program is simple, simulation results are satisfactory, occupation of programmable devices have fewer resources.
    2023-03-27 15:30:04下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载