登录
首页 » VHDL » 产生伪的VHDL语言程序

产生伪的VHDL语言程序

于 2022-02-05 发布 文件大小:2.21 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

伪随机m序列产生的VHDL语言程序- program in VHDL language for generating pseudo-random m sequence

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 存储示波器,功能齐全通过验证,毕业设计用
    存储示波器,功能齐全通过验证,毕业设计用-Storage oscilloscope, a full-featured validated, graduation design
    2022-03-21 02:58:36下载
    积分:1
  • dual_ram
    说明:  FPGA和双端口RAM的DDS任意波形发生器的实现(FPGA and dual-port RAM of the DDS Arbitrary Waveform Generator)
    2009-07-27 16:32:36下载
    积分:1
  • carry_lookahead_add4
    4位的超前进位加法器,门级电路连接得到,verilog代码实现(4-bit look-ahead adder, gate-level circuit)
    2011-10-18 21:40:20下载
    积分:1
  • Frequency-measurement
    频率计,测量频率。可测范围为100HZ至60khz.测量比较稳定。基于MSPg2553(Frequency meter, measuring frequency. Measurable range 100HZ to 60khz. Stable measurement)
    2012-08-22 11:59:22下载
    积分:1
  • crc_verilog_xilinx
    各类CRC效验码 有CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8(CONTAIN CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8 )
    2021-03-10 22:59:26下载
    积分:1
  • Verilog--image-sample
    基于Verilog的图像采集、处理和存储程序,初学者参考,高手绕道。(Verilog-based image acquisition, processing and storage procedures, beginners reference, master bypass.)
    2021-04-16 11:48:54下载
    积分:1
  • VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng l
    VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng lại)
    2022-03-19 05:46:27下载
    积分:1
  • txt_util
    VHDL库,仿真时使用的,包括打印,类型转换等实用的操作(Practical operation VHDL library, using simulation, including print, type conversion, etc.)
    2014-05-23 13:07:31下载
    积分:1
  • 系统设计
    说明:  基于数码管独立显示和三色灯的交通指示系统设计(Design of Traffic Indicator System Based on Digital Tube Independent Display and Tri-color Lamp)
    2020-06-21 02:00:01下载
    积分:1
  • FIR滤波器的VHDL语言实现
    FIR滤波器的VHDL语言实现-The implement of FIR Filter based on VHDL
    2022-01-24 13:17:20下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载