-
Continuous_acoustic_emission_board
多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
- 2020-06-25 13:00:01下载
- 积分:1
-
CNT4
说明: 4位二进制加法计数器的两种不同VHDL的描述,与比较。(4-bit binary addition of two different counter VHDL description, and more.)
- 2010-04-13 22:20:44下载
- 积分:1
-
基于FPGA驱动高速AD/DA
有三个基于FPGA驱动高速AD/DA的程序、硬件电路图、使用向导手册、连接方法,支持ADDA_AX301,ADDA_AX415,ADDA_DB2C8,可以下载到 FPGA 黑金开发板、FPGA 黑金开发板学生版结合相关模块进行使用,
- 2022-04-11 18:44:37下载
- 积分:1
-
UML_2_Pour_les_bases_de_donnees
UML2 apprendre a modeliser a l aide de UML
- 2014-02-25 01:32:23下载
- 积分:1
-
application-in-card-and-servo-drive
AB相编码器解码接口_PWM输出SOPC方案及其在运动控制卡和伺服驱动器中的应用(AB phase encoder decoder interface _PWM output SOPC program and its application in motion control card and servo drive)
- 2012-03-22 12:44:52下载
- 积分:1
-
Synopsys-tools-intruction
synopsys的主要的工具介绍,包括DC,PT,Formality等,对于初学IC设计者了解设计工具有很大帮助。(synopsys of the main tools for presentations, including DC, PT, Formality, etc., for the beginner tool for IC designers to understand the design of much help.)
- 2011-08-06 12:21:01下载
- 积分:1
-
Multiplier
圖形介面乘法器,也可自行使用verilog去改(Graphical interface multiplier, also free to use verilog go and change)
- 2012-10-25 21:12:49下载
- 积分:1
-
liuy
一个精确时钟的v-log程序,只用一个全局时钟,增加了精确度(An accurate clock in the v-log program, only one global clock, increased accuracy)
- 2010-08-25 12:26:25下载
- 积分:1
-
shudianshiyan
数字电路与逻辑设计实验编程,包含多功能电子钟程序,实用,简易(Digital circuits and logic design experiments programming, including multi-function electronic clock procedures, practical, simple)
- 2011-07-07 08:52:13下载
- 积分:1
-
zuixiangxide_NIOS_kaifajiaocheng
来自于NIOSII的那些事,该书详细地介绍了NIOSS的使用过程,非常适合初学者。(From the NIOSII those things, the book are detailed in this paper NIOSS use process, very suitable for beginners.
)
- 2011-12-13 11:33:57下载
- 积分:1