登录
首页 » VHDL » 电子闹钟:基于fpga的电子闹钟设计,采用模块化方式

电子闹钟:基于fpga的电子闹钟设计,采用模块化方式

于 2022-02-06 发布 文件大小:2.10 MB
0 88
下载积分: 2 下载次数: 2

代码说明:

电子闹钟:基于fpga的电子闹钟设计,采用模块化方式-Electronic alarm: FPGA-based electronic alarm clock design, modular approach

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD
    说明:  基于fpga的ad采样程序 可控制ad9226对信号进行采样(Ad9226 signal sampling can be controlled by ad9226 sampling program based on FPGA)
    2020-12-19 17:09:10下载
    积分:1
  • 适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!...
    适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!-Applicable to meet the I2C protocol flash read/write operations, only need to set to read/write number of bytes can be used directly!
    2023-04-08 02:50:03下载
    积分:1
  • Simple I2C controller
    Simple I2C controller -- 1) No multimaster -- 2) No slave mode -- 3) No fifo s -- -- notes: -- Every command is acknowledged. Do not set a new command before previous is acknowledged. -- Dout is available 1 clock cycle later as cmd_ack -Simple I2C controller-- 1) No multimaster-- 2) No slave mode-- 3) No fifo"s---- notes :-- Every command is acknowledged. Do not set a ne w command before previous is acknowledged.-- D is available out a clock cycle later as cmd_ack
    2023-03-08 10:05:03下载
    积分:1
  • CAN协议控制器的Verilog实现
    说明:  基于FPGA的CAN总线控制器,VERILOGHDL源代码,Q2仿真实现。可用。(FPGA-based CAN Bus Controller, VERILOGHDL source code, Q2 Simulation. Available.)
    2020-11-26 15:29:31下载
    积分:1
  • FSM_test for textbanch in vhdl
    FSM_test for textbanch in vhdl-FSM_test
    2022-03-26 05:01:26下载
    积分:1
  • 用VERILOG HDL实现的任意 频率分频器源代码,是一个通用的程序...
    用VERILOG HDL实现的任意 频率分频器源代码,是一个通用的程序-With VERILOG HDL realize arbitrary frequency divider source code, is a generic procedure
    2022-03-25 15:26:54下载
    积分:1
  • vga_ctl_640x480
    VGA 640x480 driver in verilog
    2010-08-16 02:48:43下载
    积分:1
  • verilog HDL语言,对于超大规模集成电路开发学习非常有好处
    verilog HDL语言,对于超大规模集成电路开发学习非常有好处-verilog HDL language, for ultra-large-scale integrated circuits are very beneficial to the development of learning
    2022-12-28 13:40:09下载
    积分:1
  • 基于VHDL语言的解码汉明编码,其中包含子
    基于VHDL语言的汉明码的译码,含有校正子跟纠错检错功能-Based on the VHDL language decoding Hamming Code, which contains sub-calibration error with error correction function
    2022-08-11 19:51:06下载
    积分:1
  • verilog-SPI-core
    用VerilogHDL写的spi 核的例子(A simple example of SPI core using Verilog HDL)
    2011-08-31 20:37:07下载
    积分:1
  • 696522资源总数
  • 104053会员总数
  • 56今日下载