登录
首页 » VHDL » UART receiver and transmitter using vhdl

UART receiver and transmitter using vhdl

于 2022-02-06 发布 文件大小:265.10 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

这是执行高速的代码通用异步收发器代码是用VHDL写的语言.UART是一种在传输端进行并行输入和串行输出,在接收端进行串行输入和并行输出的算法。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • problem
    在学习verilog 中与遇到一些列问题的整理。(this Documentation is about the problem about verilog which is meeted when i was learn FPGA)
    2014-03-07 22:24:19下载
    积分:1
  • fjq1
    介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接 对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳 定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
    2020-12-01 10:39:28下载
    积分:1
  • 基于Verilog的FFT核
    2022-10-27 16:20:03下载
    积分:1
  • 数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84...
    数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84-4验证-VHDL design of digital stopwatch, accurate to the percentage of seconds in the six digital tube display, respectively, have seconds, minutes, hours, through the target chips EPF10KLC84-4 verification
    2022-07-20 17:58:12下载
    积分:1
  • source
    说明:  I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • 可以用于按键去抖动的电路应用,采用vhdl编写
    可以用于按键去抖动的电路应用,采用vhdl编写-Button can be used to jitter circuit applications, the preparation of the use of VHDL
    2022-10-29 22:25:07下载
    积分:1
  • xapp1251
    1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • TimingController
    能够实现 LCD时序驱动,通常cpu送出的信号为data bus信号,液晶屏幕并不能正常显示,需要lcd driver(LCD timing controller, usually cpu send out the data bus signal, so the lcd driver can t display normally, need the driver)
    2011-02-15 21:05:08下载
    积分:1
  • 自动售货机
    应用背景它的所有关于自动售货机项目,在两个编码,并显示出在DE2开发板关键技术= Quartus两,和DE2开发板,最好的贩卖机的客户,甚至机器,小吃的源代码,食品
    2022-11-04 03:45:03下载
    积分:1
  • DUC
    说明:  在FPGA内利用verilog实现数字上变频(apply the verilog to implement the digital up frequency)
    2021-04-09 09:58:59下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载