登录
首页 » VHDL » UART receiver and transmitter using vhdl

UART receiver and transmitter using vhdl

于 2022-02-06 发布 文件大小:265.10 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

这是执行高速的代码通用异步收发器代码是用VHDL写的语言.UART是一种在传输端进行并行输入和串行输出,在接收端进行串行输入和并行输出的算法。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • commutator
    使用FPGA实现三相直流无刷电机换相,该程序可以使用(Use FPGA to realize the three-phase brushless DC motor commutation, the program can use)
    2014-05-26 22:34:32下载
    积分:1
  • VHDL的重要PPT资料,对初学者非常有益处
    VHDL的重要PPT资料,对初学者非常有益处-VHDL important PPT information is very useful for beginners
    2022-08-23 09:05:36下载
    积分:1
  • add_noisem
    把指定的噪声叠加到信号上去.有标准噪声库NOISEX-92,其中带有白噪声、办公室噪声、工厂噪声、汽车噪声、坦克噪声等等,在信号处理中往往需要把库中的噪声叠加到信号中去,而噪声的采样频率与纯信号的采样频率往往不一致,需要采样频率的校准。 (The specified noise superimposed to the signal up. Standard noise library NOISEX-92, with white noise, office noise, factory noise, car noise, tank noise in the signal processing often requires noise to be superimposed in the library The signal to noise of the sampling frequency and pure signal sampling frequency is often inconsistent sampling frequency of calibration.)
    2012-08-10 14:18:33下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • 六个数码码动态扫描接口程序,用VERILOG语言编写的
    六个数码码动态扫描接口程序,用VERILOG语言编写的-Six digital code dynamic scan interface program, using Verilog language
    2022-03-24 21:40:23下载
    积分:1
  • clk_div_4
    说明:  Verilog代码实现四分屏,在Vivado平台下实现的,可仿真(Verilog code realizes four screens, which can be simulated under vivado platform)
    2020-12-21 20:39:08下载
    积分:1
  • ex11
    说明:  该模块实现了FPGA的uart串口收发功能(The module realizes UART serial port transceiver function of FPGA)
    2020-09-09 11:58:09下载
    积分:1
  • VERILOG-CAR-TEST
    基于FPGA的Verilog语言的智能小车,已经经过测试。(FPGA-based smart car Verilog language, and has been tested.)
    2020-11-26 19:39:32下载
    积分:1
  • tlk2711test
    用verilog语言实现了tlk2711serdes芯片的高速串行功能,包含工程与仿真文件,亲测可用(Using Verilog language to achieve a high-speed serial tlk2711serdes chip function, including the project and the simulation file, pro test available)
    2020-12-29 23:39:00下载
    积分:1
  • code
    代码文件夹: ARVI_FSM.v为顶层文件,用于模拟时用。 dataHex.dat 为模拟输入文件(只有10行,象征的意思。实际我们模拟时,dataHex.dat文件足有1个多GB) dataFormat.dat为输入文件对应的带格式的文件 使用modelsim模拟时,将dataHex.dat名字改为CPUContext.txt 结果: result.txt (Code folder: ARVI_FSM.v for top-level documents used for the simulation. dataHex.dat for analog input files (only 10 line, the meaning of the symbol. actual simulation we, dataHex.dat documents have more than one full GB) dataFormat.dat for the input file the corresponding file with modelsim simulation used to dataHex.dat name to CPUContext.txt results: result.txt)
    2009-06-21 19:14:37下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载