登录
首页 » VHDL » 关于寄存器重命名register reallocation,VHDL

关于寄存器重命名register reallocation,VHDL

于 2022-02-09 发布 文件大小:118.79 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

关于寄存器重命名register reallocation,VHDL-Register on rename register reallocation, VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PWM
    verilogHDL语言编写,简单的FPGA脉冲程序,初学者必备。(verilogHDL language, a simple FPGA pulse program, beginners must.)
    2012-12-27 11:54:45下载
    积分:1
  • 24_LCD12864_DISPLAY
    基于altera公司的fpga的lcd12864显示字符汉字的模块,模块接口简单易于复用。(Altera fpga-based company s lcd12864 display kanji character module, the module interface is simple and easy to reuse.)
    2014-03-27 13:44:09下载
    积分:1
  • 带load、clr等功能的寄存器
    带load、clr等功能的寄存器-belt load, the function clr Register
    2022-06-20 10:15:42下载
    积分:1
  • dct
    里面含有vhdl和verilog 版本,很好用!dct变换用得很多啊!(Which contains a VHDL and Verilog versions of very good use! Dct transform with a lot ah!)
    2007-08-27 16:00:31下载
    积分:1
  • QPSK_demod
    说明:  QPSK的解调程序,采用Verilog编写而成(QPSK demodulation program, written by Verilog)
    2020-02-29 19:51:38下载
    积分:1
  • elpiano
    自己写的FPGA实现电子琴的VHDL程序,曲目是两只老虎,用到一些模块,和片内存储间,呵呵(FPGA realization of his keyboard to write the VHDL program, tracks are two tigers, a number of modules used, and on-chip storage room, huh, huh)
    2020-12-28 01:39:02下载
    积分:1
  • fenpin
    这是一个二进制的最简单分频器,是一个简短的fpga代码,用verilog书写(This is the most simple of a binary frequency divider, the fpga is a short code, written in verilog)
    2013-11-17 15:01:30下载
    积分:1
  • DE2_70_TV
    de2 70 开发板的演示程序,verilog语言编写,视频输入输出(de2 70 development board demo program, verilog language written, video input and output)
    2013-04-09 19:29:51下载
    积分:1
  • shiyanc
    说明:  希望对VHDL的学习大家有帮助,望大家指出错误,浮想交流!(We want to learn VHDL help, hope you point out an error, daydreams exchange!)
    2011-04-14 09:10:28下载
    积分:1
  • AES_128
    AES 128 bit with various device interface on FPGA
    2021-03-09 17:59:27下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载