登录
首页 » VHDL » 关于寄存器重命名register reallocation,VHDL

关于寄存器重命名register reallocation,VHDL

于 2022-02-09 发布 文件大小:118.79 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

关于寄存器重命名register reallocation,VHDL-Register on rename register reallocation, VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • IS611v25616在NIOS II 下的驱动
    IS611v25616在NIOS II 下的驱动-NIOS II in IS611v25616 under the driver
    2022-02-05 21:24:06下载
    积分:1
  • verilog实现自动售货机
    说明:  能实现输入0.5 1 5块钱的累加,然后对应购买的商品价格进行比较,显示找的钱数或错误灯(MY English is very good)
    2019-01-09 13:35:02下载
    积分:1
  • RS_255_223_ENCODER
    RS(255,223)编码器程序 从一本书上看到的,很不错的(RS(255,223) encode , very good good good )
    2021-05-13 00:30:02下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • TIMING LEARNING
    TIMING LEARNING -TIMING LEARNING
    2023-04-26 09:15:03下载
    积分:1
  • 16位浮点FFT算法的VHDL实现有测试文件!
    16位浮点FFT算法的VHDL实现有测试文件!-16-bit floating-point FFT algorithm VHDL realization of a test file!
    2022-01-28 18:16:34下载
    积分:1
  • ise
    xilinx的时序约束实验,通过阅读本文档,你可以用全局时序约束来轻松提高已有的项目的系统时钟频率,同时你还可以用映射后静态时序报告以及布局布线后静态时序报告来分析你的设计性能(Xilinx timing constraints of the experiment, by reading this document, you can use the overall timing constraints to easily enhance existing projects the system clock frequency, at the same time you can also use static timing report after mapping, as well as after placement and routing static timing analysis report to you design performance)
    2007-09-20 14:30:52下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • ppm解码器
    说明:  使用verilog实现ppm解码器,功能仿真通过,附设计说明,THU微纳电子系ic设计课大作业。(a ppm decoder written in VerilogHDL, a design document is available)
    2020-11-26 20:09:31下载
    积分:1
  • matlabfile
    many matlab code with Fftseq ,uniform to gauss AM DSB FM modulation
    2009-12-20 14:06:57下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载