网站首页

登录

DDS now to the use of more extensive relative bandwidth, frequency conversion ti...

于 2022-02-12 发布文件大小:175.86 kB

 0  114

下载积分: 2 下载次数: 2

我要下载

代码说明：

DDS在现在运用月来越广泛，在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平，为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

DCM_SP
数字时钟管理器，xilinx公司开发板集成时钟，实现分频、倍频等功能。(Digital clock managers, xilinx development board integrated clock divider, multiplier, and other functions.)

2021-02-19 09:59:44下载

积分：1
medianfilter
图像滤波中的中值滤波，有效滤除椒盐噪声，使用verilog语言编写(Image filtering in the median filter, effectively filter out salt and pepper noise, using verilog language)

2011-10-13 17:08:48下载

积分：1
FSM_Robustness_Testing
基于有限状态机的健壮性测试研究。关键词：健壮性测试；增强有限状态机；全球平台；安全通道协议(The Research of Robustness Testing Based on FSM)

2012-09-06 14:08:56下载

积分：1
count16
制作16位流水灯，实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)

2020-06-24 01:20:02下载

积分：1
atom.2007.12.tar
Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C

2008-05-12 10:13:23下载

积分：1
基于EDA技术的数字密码锁源程序代码,大学实训用的着
基于EDA技术的数字密码锁源程序代码,大学实训用的着-EDA-based Digital code lock source code, used by the University Training

2022-02-12 12:31:41下载

积分：1
ANALYSIS-OF-ALL-GATES
ANALYSIS OF ALL GATESS

2013-11-12 13:33:55下载

积分：1
vhdl
vhdl状态机设计,文件简单详细易懂，可以使用在交通灯，文件配置等系统上。(vhdl state machine design, simple, detailed and easy to understand, you can use the traffic light system file configuration file.)

2012-09-04 15:21:53下载

积分：1
am
基于FPGA的用verilog语言写的，改程序可产生不同调制系数和不同频率的AM波，长按按键切换调制度25 、50 、75 和短按按键切换调制信号频率1k、1.5k、2k、2.5k.(Based on the FPGA using verilog language, change the program can produce different coefficients and different frequency modulated AM wave, long press the button to switch the modulation of 25 , 50 , 75 and short press button to switch the modulation signal frequency 1k, 1.5k, 2k, 2.5k.)

2013-10-14 22:14:56下载

积分：1
可编程逻辑器件cpld与单片机双向通信的源程序
可编程逻辑器件cpld与单片机双向通信的源程序-Programmable logic device CPLD and MCU for two-way communication of the source

2022-01-25 20:21:15下载

积分：1

696516资源总数
106571会员总数
2今日下载