登录
首页 » Verilog » verilog语言的fpga全数字锁相环ADPLL程序

verilog语言的fpga全数字锁相环ADPLL程序

于 2022-02-12 发布 文件大小:263.91 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

应用背景ADPLL数字锁相环在fpga上工程中有广泛的应用,程序有verilog语言编写关键技术全数字锁相环ADPLL由verilog HDL语言编写在FPGA上使用。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xilinx_edk_9.2_crack
    xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)
    2021-03-29 15:09:10下载
    积分:1
  • example
    一个电子秒表,最大显示59.99,具有暂停和reset功能(An electronic stopwatch, the maximum display 59.99, with a pause and reset functions)
    2013-12-17 12:28:14下载
    积分:1
  • TDMsystem
    实现多路可变时分复用,包括复接器,解复接,比特同步,帧同步,分频器(Implement multi-channel variable time division multiplexing, including multiplexer, demultiplexing, bit synchronization, frame synchronization, frequency divider)
    2018-09-16 23:29:09下载
    积分:1
  • Version1
    小波包分解,重构轴承振动信号,Hilbert包络,FFT进行频谱分析,以获得轴承故障频率。(Wavelet packet decomposition, reconstruction of bearing vibration signal, Hilbert envelope, FFT spectrum analysis to obtain the bearing fault frequencies.)
    2013-07-17 11:37:05下载
    积分:1
  • DAC0832_control
    说明:  用verilog HDL编程实现的基于DAC0832的三角波信号,可借鉴编程实现DAC0832芯片控制(Programming with verilog HDL DAC0832-based triangular wave signal, we may learn programming DAC0832 chip control)
    2011-03-25 17:47:05下载
    积分:1
  • ste_svpwm
    实用Verilog编写的SVPWM程序,产生出SVPWM波形,可用于实现同步电机或者异步电机的空间矢量控制算法。(Practical Verilog of SVPWM written procedures, resulting in the SVPWM waveform can be used to implement the space vector control algorithm of the synchronous motor or induction motor.)
    2021-04-18 16:58:52下载
    积分:1
  • FPGA_Cordic_Atan_A
    串行流水线格式:使用COrdic 算法计算反正切:向量模式下求角度 16bit :数据全部补码格式 (Serial line format: Use COrdic algorithm arctangent: seeking angle vector mode 16bit: full complement data format)
    2014-10-13 20:55:52下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • CPU
    使用QuartusII软件,利用VHDL语言设计实现CPU,其中包含时序图仿真。(Using software QuartusII, using VHDL language to design the CPU, which contains sequence diagram simulation.)
    2015-07-22 16:23:52下载
    积分:1
  • 1
    说明:  单周期cpu,使用verilog编写的的单周期cpu支持......等功能(Single cycle CPU, using Verilog written single cycle CPU support... And other functions)
    2021-03-15 08:45:07下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载