登录
首页 » VHDL » 设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源...

设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源...

于 2022-02-12 发布 文件大小:479.36 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源-Design and production of a 14-key electric piano tone into a number of music scores advance in 4Hz clock circuit under the control of automatic play through 220V power adapter to provide power to the circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 自己写得一个关于sine(32X24)的程序
    自己写得一个关于sine(32X24)的程序-own written on a sine (32X24) procedures
    2022-02-28 22:21:58下载
    积分:1
  • Chebyshev-filter
    利用matlab设计了一个切比雪夫滤波器,并且对滤波器性能进行了仿真分析。(Using the matlab design a chebyshev filter, and has carried on the simulation analysis on filter performance. )
    2013-09-05 20:04:36下载
    积分:1
  • Verilog LDPC码
    说明:  LDPC码的BP译码verliong程序(BP decoding veriong program of LDPC code)
    2020-03-03 18:14:12下载
    积分:1
  • Traffice LED Controller base on FSM
    Traffice LED Controller base on FSM 1. for crossroad, each road with 3 led: green, red, yellow. 2. only use one counter.
    2022-09-04 13:15:02下载
    积分:1
  • 20190717 - Copy
    this describes building spi block on verilog hdl and programming them on an fpga device
    2020-06-21 21:40:02下载
    积分:1
  • 一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。...
    一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。-FPGA-based digital stopwatch system design, the smallest unit is a digital dial indicator. Binary using the metric system.
    2023-06-07 08:05:03下载
    积分:1
  • Roy dsd
    basic verilog code on siso, piso, sipo
    2020-06-25 18:40:01下载
    积分:1
  • 在quartus中使用IP核的实际例子与流程
    在quartus中使用IP核的实际例子与流程-The use of IP in the Quartus practical examples and nuclear flow
    2022-08-07 01:33:34下载
    积分:1
  • 基于DDS的DA正弦波输出
    Sample behavioral waveforms for design file sin_rom.vThe following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design sin_rom.v. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 3F0, 3F1, 3F2, 3F3, ...). The design sin_rom.v has one read port. The read port has 1024 words of 10 bits each. The output of the read port is unregistered. Fig. 1 : Wave showing read operation. The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until
    2022-01-26 04:06:16下载
    积分:1
  • MIL-STD-1553B代码
    FPGA实现1553B编解码器功能 Verilog语言(FPGA implementation of 1553B codec function, Verilog language)
    2020-12-04 16:29:25下载
    积分:1
  • 696518资源总数
  • 105142会员总数
  • 2今日下载