登录
首页 » VHDL » 设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源...

设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源...

于 2022-02-12 发布 文件大小:479.36 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源-Design and production of a 14-key electric piano tone into a number of music scores advance in 4Hz clock circuit under the control of automatic play through 220V power adapter to provide power to the circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • vhdl对dds的原理设计,由衷要得论文价值。不后悔
    vhdl对dds的原理设计,由衷要得论文价值。不后悔-right dds VHDL design principle, we sincerely value of fine papers. No regrets
    2022-07-26 10:48:53下载
    积分:1
  • Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…
    verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6
    2022-09-27 03:05:03下载
    积分:1
  • responder3
    说明:  基于VHDL的多路抢答器,用LCD12864进行显示(Multiplex answering device based on VHDL is displayed with LCD12864)
    2019-06-17 15:29:31下载
    积分:1
  • SPI串口的内核实现spicore SPI串口的内核实现spicore
    SPI串口的内核实现spicore SPI串口的内核实现spicore-SPI string mouth essence realizes spicore the SPI string mouth essence to realize spicore the SPI string mouth essence to realize spicore
    2023-06-28 18:20:03下载
    积分:1
  • Multiplier
    圖形介面乘法器,也可自行使用verilog去改(Graphical interface multiplier, also free to use verilog go and change)
    2012-10-25 21:12:49下载
    积分:1
  • STM32与FPGA通信
    stm32与fpga之间的通信,协议是SPI的,可双向通信(双向通信需要自己例化,只例化了fpga到stm32)(Communication between STM32 and FPGA, the protocol is SPI, two-way communication (two-way communication needs to be taken as an example, only FPGA to STM32))
    2020-11-16 09:49:40下载
    积分:1
  • sin_wave
    在vivado开发环境下,调用ram IP,实现可调频的正弦波信号发生器。(vivado IP signal generator)
    2020-09-21 23:27:52下载
    积分:1
  • VHDL source code of the 100 cases, including the addition, subtraction, storage,...
    VHDL的源码100例,包括加法、减法、存储、触发等,是初学者、开发人员的必备手册-VHDL source code of the 100 cases, including the addition, subtraction, storage, trigger and so on, is for beginners, developers must Manual
    2022-06-28 13:10:26下载
    积分:1
  • plldesign
    pll(phase locked loop) is used to fix the circuit to particular frequency
    2014-03-18 17:14:26下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载