登录
首页 » VHDL » spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换...

spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换...

于 2022-02-13 发布 文件大小:5.47 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换-spi transfer i2s the verilog program, fpga is the total module, spi, and i2s is the sub-module, shiftreg is to convert

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Xilinx PicoBlaze的解释
    Xilinx picoBlaze explained
    2022-01-26 03:15:36下载
    积分:1
  • 采用VHDL英特尔8085微处理器的设计
    采用VHDL英特尔8085微处理器的设计
    2022-12-20 01:55:03下载
    积分:1
  • signal
    能产生正弦波、三角波、方波和e指数衰减的扫频波,且相关参数可调(Can produce sine wave, triangle wave, square wave, and e exponential decay wave sweep and adjustable parameters)
    2014-05-13 15:15:12下载
    积分:1
  • G.hnMAC层功能代码MPDU ASSEMBLER
    G.hnMAC层功能代码,实现了MPDU的资源调度(G.gn MAC codeG.gn MAC codeG.gn MAC code)
    2011-05-18 11:23:08下载
    积分:1
  • DDC_Ver1.0
    数字下变频(DDC)在如今基于软件无线电的架构中对系统的整体性能决定性的影响,代码为基于Matlab的4通道DDC程序,程序中可以根据需要调节滤波器等参数评估DDC的性能对于使用FPGA实现DDC有较大的参考价值(Digital down conversion (DDC) in today' s architecture based on software radio system a decisive impact on the overall performance of the code for the 4-channel DDC Matlab-based program, the program can be adjusted according to filter parameters such as the use of performance assessment FPGA DDC DDC has achieved great reference value)
    2010-08-04 18:33:14下载
    积分:1
  • Collected their own routines VHDL code, suitable for beginners to learn, I hope...
    自己收集的VHDL例程代码,适合初学者学习用,希望能给大家带来帮助。-Collected their own routines VHDL code, suitable for beginners to learn, I hope we can help.
    2022-07-02 04:49:52下载
    积分:1
  • 四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D...
    四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D-four elected a selector, the importation of four, Output 1. When NM = 00 A at the election when NM = 01 am when the election NM B = C 10:00 when the election NM = 11:00 election D
    2023-04-13 16:10:03下载
    积分:1
  • FFT
    使用VHDL语言实现对快速傅立叶变换算法的实现,并通过仿真验证其正确性。(Using VHDL language implementation for the realization of fast Fourier transform algorithm, and its correctness is validated by computer simulation.)
    2021-04-03 21:49:05下载
    积分:1
  • AVR IP CORE 可以直接用于工程的开发和 已经通过编译和仿真
    AVR IP CORE 可以直接用于工程的开发和 已经通过编译和仿真-AVR IP CORE can be directly used for project development and has passed the compiler and simulation
    2022-02-15 18:01:54下载
    积分:1
  • A-Memristor-SPICE-Model
    一篇讲述如何在pspice软件中仿真忆阻器(memristor)替代蔡氏混沌电路中的非线性电阻进而观察研究混沌相图的文献(How about a software simulator pspice memristor (memristor) alternative Chua' s chaotic circuit chaotic nonlinear resistance and then observe the phase diagram of the literature)
    2011-11-17 16:04:55下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载