登录
首页 » VHDL » maxplus2 VHDL development environment for the preparation of the keyboard proced...

maxplus2 VHDL development environment for the preparation of the keyboard proced...

于 2022-02-14 发布 文件大小:1.10 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

maxplus2为开发环境 vhdl编写的 键盘 程序-maxplus2 VHDL development environment for the preparation of the keyboard procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SPI串口的内核实现spicore SPI串口的内核实现spicore
    SPI串口的内核实现spicore SPI串口的内核实现spicore-SPI string mouth essence realizes spicore the SPI string mouth essence to realize spicore the SPI string mouth essence to realize spicore
    2023-06-28 18:20:03下载
    积分:1
  • AHDL
    AHDL语言介绍,很详细的介绍AHDL语言介绍,很详细的介绍(AHDL language introduction, a detailed explanation)
    2009-11-17 15:27:59下载
    积分:1
  • vhdl写的ds18b20程序,相互交流
    vhdl写的ds18b20程序,相互交流-vhdl written ds18b20 procedures, mutual exchange
    2022-03-19 16:58:50下载
    积分:1
  • 康塔多0至999的VHDL接口7段显示
    应用背景此应用程序是用Xilinx ISE 12.4,使用VHDL语言进行。本程序的目的是提供一个显示的接口方法的七段显示。用户将可以看到从0到9999的一个计数器,它运行在利用FPGA内部的时钟实时。享受它。关键技术现场可编程门阵列(FPGA)是半导体器件是基于一个可配置逻辑块(CLB)连接矩阵通过可编程互连。FPGA可编程所需的应用或功能要求后制造。这功能区分FPGA从特定应用集成电路(ASIC),这是制造的特定设计定制任务。虽然一次性可编程(OTP)FPGA,这主要类型是基于SRAM的可重新编程的设计演变。
    2022-03-20 03:34:16下载
    积分:1
  • 希尔伯特变换是通信系统中的一个重要组成部分,如:
    The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude and phase detection, etc. It can be formulated as filtering operation which makes it possible to approximate the Hilbert Transform with a digital filter. Due to the non-causal and infinite impulse response of that filter, it is not that easy to get a good approximation with low hardware resource usage. Therefore, different filters with different complexities have been implemented. The detailed discussion can be found in "Digital Hilbert Transformers or FPGA-based Phase-Locked Loops" (http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4629940). The design is fully pipelined for maximum throughput.
    2023-02-02 09:20:04下载
    积分:1
  • liyuanlnx_key_beep
    说明:  FPGA按键加蜂鸣器实验: 加延时防抖+蜂鸣器(Experiments of keys and buzzers in FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • QPSK_1
    QPSK调制,QPSK仿真误码率,QPSK理论误码率 , QPSK仿真误比特率 , QPSK理论误比特率 (QPSK modulation, the signal-to-noise ratio)
    2020-12-06 19:29:22下载
    积分:1
  • MultVerilog.pdf
    Multiplication in Verilog code
    2012-12-01 19:17:55下载
    积分:1
  • 一个多路复用器的一个点,用VHDL语言写的。
    A Mux to One Bit, written in VHDL.
    2022-12-19 05:40:03下载
    积分:1
  • DCT
    用verilog语言实现DCT编解码 附有DCT的说明(Using Verilog language realize DCT codec with a description of DCT)
    2020-11-14 15:19:41下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载