登录
首页 » VHDL » 出租车的计费系统,通过这个文件可以清楚地了解出租车的计费原理。...

出租车的计费系统,通过这个文件可以清楚地了解出租车的计费原理。...

于 2022-02-04 发布 文件大小:1.19 MB
0 114
下载积分: 2 下载次数: 1

代码说明:

出租车的计费系统,通过这个文件可以清楚地了解出租车的计费原理。-Taxi billing system, the adoption of the document can be a clear understanding of the accounting principle of a taxi.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cla - Copy
    ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • 多功能波形发生器VHDL程序与仿真 URAT VHDL程序与仿真 ASK调制与解调VHDL程序及仿真 LCD控制VHDL程序与仿真...
    多功能波形发生器VHDL程序与仿真 URAT VHDL程序与仿真 ASK调制与解调VHDL程序及仿真 LCD控制VHDL程序与仿真-Multi-function waveform generator and simulation of VHDL procedures URAT VHDL simulation procedures and ASK modulation and demodulation procedures and VHDL simulation program LCD control and simulation of VHDL
    2023-06-27 23:35:04下载
    积分:1
  • DE2_70_LTM_CCD
    A design on a DE270 FPGA with the use of CCD: a camera DC2 and a TRDB LTM after reading from the SRAM.
    2009-10-04 23:27:04下载
    积分:1
  • AVR_Core.tar
    CPLD例程(语言)《Verilog HDL数字控制系统设计实例》AVR_Core.tar.gz-.rar(CPLDprogram dialogue /Verilog language design examples)
    2011-11-12 20:43:49下载
    积分:1
  • TLC1620
    基于FPGA的Verilog语言实现的六十进制计数器(FPGA-based Verilog language implementation of six decimal counter)
    2015-04-23 16:23:15下载
    积分:1
  • VHDL语言实现时钟程序,用fpga开发板试过后,能够执行
    VHDL语言实现时钟程序,用fpga开发板试过后,能够执行-VHDL Pang Sung-wife of mother
    2022-05-27 01:05:27下载
    积分:1
  • 用VHDL语言设计分频器,主要是因为一些子
    使用VHDL进行分频器设计,主要是一些分频的东西,整数分频,小数分频,奇次分频和偶次分频-Divider using VHDL to design, mainly because some sub-band stuff, integer divider, fractional-N, odd and even sub-sub-sub-sub-band frequency
    2022-04-24 21:36:07下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 关于寄存器重命名register reallocation,VHDL
    关于寄存器重命名register reallocation,VHDL-Register on rename register reallocation, VHDL
    2022-02-09 20:31:31下载
    积分:1
  • 1553B的编解码程序是有用的给大家分享分享
    1553B的编解码程序很好用给大家分享 -the series 1553B decoder procedure is useful for everyone to share share
    2022-07-28 09:59:52下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载