登录
首页 » VHDL » 该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块...

该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块...

于 2022-02-15 发布 文件大小:237.96 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块-the source for several sine ROM, has been compiled and passed, can be directly downloaded, not internal ROM containing sine table, the Acer ROM module

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BT1120转GTX详细设计方案
    bt1120设计方案,描述了具体的方案设计以及整体的架构设计(Bt1120 design scheme, describes the specific scheme design and the overall architectural design)
    2020-06-25 05:40:02下载
    积分:1
  • 05_fifo_test
    说明:  FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
    2021-04-08 22:19:20下载
    积分:1
  • 图像中值滤波FPGA实现V1.0
    实现图像的中值滤波功能,文件里有效果展示(The realization of the median filter function of the image, the file has the effect of display)
    2018-03-01 14:14:49下载
    积分:1
  • FPGA
    基于FPGA的图像采集卡的设计与相关说明-FPGA-based design of frame grabbers and related note
    2023-06-09 09:00:04下载
    积分:1
  • Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用...
    Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用-Verilog language telephone billing system, this is only the source code, the need to use software such as quartusII
    2023-01-23 23:25:03下载
    积分:1
  • jiaotongdeng
    交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
    2013-08-25 10:02:34下载
    积分:1
  • Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考....
    Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.-Clock_Dithering_Verilog this is a Clock u_dither, everybody want to make Verilog-jitter can refer to.
    2022-12-08 19:40:03下载
    积分:1
  • fft
    FPGA实现FFT算法的源代码及工程文件,此工程为ISE工程项目。有详细的说明,可以运行。(FPGA Implementation of FFT algorithm source code and project files, this works for the ISE project. There are detailed instructions, you can run.)
    2013-10-12 17:21:32下载
    积分:1
  • Tutorijal 6
    Ovo sto saljem je tutorijal 7 sa vhdlom
    2018-12-22 06:47:31下载
    积分:1
  • A Dec example written in VHDL.
    A Dec example written in VHDL.
    2022-03-14 22:18:50下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载