登录
首页 » Verilog » 单周期cpu

单周期cpu

于 2022-02-16 发布 文件大小:725.74 kB
0 109
下载积分: 2 下载次数: 1

代码说明:

根据计算机原理与设计进行设计,完整的单周期cpu,已经仿真完成

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • amba apb v2.0
    amba apb协议v2.0 verilog和数据表
    2023-05-06 02:35:03下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • oc_i2c_master_top_v92
    I2C IP for Quartus V9.0 sp2, can used in SOPC builder.
    2009-10-10 10:43:18下载
    积分:1
  • AD9764
    一个AD9764的基于FPGA的驱动,希望对有需要的朋友有所帮助(An AD9764 FPGA-based drive, we want to help a friend in need)
    2013-09-05 01:48:57下载
    积分:1
  • rs-decoder-make-byvhdl
    - RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
    2021-04-28 15:58:44下载
    积分:1
  • liuy
    一个精确时钟的v-log程序,只用一个全局时钟,增加了精确度(An accurate clock in the v-log program, only one global clock, increased accuracy)
    2010-08-25 12:26:25下载
    积分:1
  • 交通灯控制器
    模块
    2022-02-13 07:22:07下载
    积分:1
  • lab_instructions3
    The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.
    2010-12-31 17:16:42下载
    积分:1
  • PCIE资料和仿真教程1-6
    PCIE仿真设计教程1-6,我帮大家收集到一起了(PCIE simulation design tutorial 1-6, I help you gather together.)
    2020-11-09 19:29:46下载
    积分:1
  • 系统设计
    说明:  基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载