登录
首页 » VHDL » 参数化FFT源代码,点数和位宽可变,内附testbench和说明文档

参数化FFT源代码,点数和位宽可变,内附testbench和说明文档

于 2022-02-20 发布 文件大小:82.54 kB
0 87
下载积分: 2 下载次数: 1

代码说明:

参数化FFT源代码,点数和位宽可变,内附testbench和说明文档-parameters of the source code FFT, counting and variable bit-enclosing testbench and documentation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 适用于FPGA的SOPC方面的元器件添加,如COMPNENT
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2022-02-10 17:06:47下载
    积分:1
  • 数字信号处理的FPGA实现(第4版)源码
    说明:  数字信号处理的FPGA实现(第4版)的配套源码,极具参考价值。(The source code of the realization of digital signal processing on FPGA (4th edition) is of great reference value.)
    2021-01-16 23:08:50下载
    积分:1
  • ahb_master_monitor
    AHB master monitor for verification
    2015-04-03 19:38:06下载
    积分:1
  • reference
    早迟门(early late gate),比特同步算法,该文档详细的说明了早迟门算法的原理以及具体的实现步骤(Early late gate (early late gate), bit synchronization algorithm, the document explains in detail the principles of early-late gate method and the specific implementation steps)
    2015-04-30 15:06:04下载
    积分:1
  • synplify-hand-book(English)
    Syplify经典英文教程。内含众多实验例程,Lab 1 Basic Synplify Run;Lab 2 Analyzing Critical Path and Assigning Timing;Lab 3 FSM (Finite State Machine) Compiler Constraints and Attributes(Syplify classic English tutorial. Contains numerous experiments routine, you can help learners to quickly grasp Syplify tips, is a rare foreign experiments tutorial.)
    2015-04-20 09:01:06下载
    积分:1
  • math_real
    in this code very useful for designing real number concept
    2013-11-19 19:54:40下载
    积分:1
  • 加扰器解扰器设计
    加扰器解扰器设计,组合逻辑电路可以选用下述不同的逻辑类型来实现:互补CMOS结构、有比电路、差 分共源-共栅电压开关逻辑(DCVSL),传输门逻辑、互补传输晶体管逻辑(CPL)或动态电 路结构,也可以是以上不同类型结构的混合。(Scrambler/ descrambler design)
    2018-08-29 10:52:46下载
    积分:1
  • liushui
    本程序实现流水线功能,您可根据自己需要更改参数,试用芯片xilinx,用verilog语言编写(This program implements the pipeline, you may be required to change the parameters according to their own try xilinx chip with verilog language)
    2016-03-07 09:26:28下载
    积分:1
  • FPGA
    基于FPGA的多功能波形发生器,很好的,使用Verilong程序。(FPGA-based multi-function waveform generator, a good use of Verilong program.)
    2011-05-20 18:23:40下载
    积分:1
  • 32位-33M 从模式(target)PCI接口参考设计_lattice
    说明:  32位/33M 从模式(target)PCI接口参考设计,Lattice提供。由于PCI时序较复杂,此设计仅能供参考(32/route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only)
    2005-10-24 19:35:04下载
    积分:1
  • 696518资源总数
  • 105678会员总数
  • 22今日下载