登录
首页 » VHDL » verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...0000000001...

verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...0000000001...

于 2022-06-16 发布 文件大小:6.68 kB
0 184
下载积分: 2 下载次数: 1

代码说明:

verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...000000000100100... 并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DIATAL_MATLAB_FPGA_AlteraVerilog
    [数字通信同步技术的MATLAB与FPGA实现——AlteraVerilog版]书中资源代码,非常好,分享, 希望大家下下!( U651 u0B3 u09108 u09108 u0103 u0101 u7801 uFF0C u975E u5HR U597D uFF0C u5206 u4EAB uFF0C u5E0C u671B u5927 u5BB6 u4E0B u4E0B uFF01)
    2017-05-11 13:47:58下载
    积分:1
  • divisor
    Time divisor vhdl code
    2009-06-02 21:31:05下载
    积分:1
  • IC设计流程和设计方法
    IC的设计可以分为两个部分,分别为:前端设计(也称逻辑设计)和后端设计(也称物理设计),这两个部分并没有统一严格的界限,凡涉及到与工艺有关的设计可称为后端设计。(The design of IC can be divided into two parts: front-end design (also called logic design) and back-end design (also known as physical design). These two parts do not have a uniform and strict boundary, and the design related to process can be called back-end design.)
    2020-07-01 23:00:02下载
    积分:1
  • 行人交通灯系统设计与7段显示
    2022-08-09 10:50:36下载
    积分:1
  • 实用的程序代码,希望对大家有用,已经调试通过
    实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
    2022-11-18 11:00:04下载
    积分:1
  • 2
    说明:  Objects forming possible solution within original problem context are called phenotypes, their encoding, the individuals within the GA, are called genotypes. The representation step specifies the mapping the phenotypes onto a set of genotypes. Candidate solution, phenotype and individual are used to denotes points of the space of possible solutions. This space is called phenotype space. Chromosome, and individual can be used for points in the genotye space. Elements of a chromosome are called genes. A value of a gene is called an allele. Variation Operators The role of variation operators is to create new individuals old ones. Variation operators form the implementation of the elementary steps with the search space.
    2014-12-22 22:54:47下载
    积分:1
  • 这是一个verilog代码为根升余弦滤波器
    this is a verilog code for root raised cosine filter
    2022-05-25 01:29:30下载
    积分:1
  • 用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,
    用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,-CPLD driver speakers with music player, the program is written in VERILOG,
    2022-03-20 12:37:01下载
    积分:1
  • DE2
    DE2-70,NIOS reference file,
    2022-02-01 13:58:03下载
    积分:1
  • simpleCpu
    relative cpu design implementation
    2013-08-14 21:22:39下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载