verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...0000000001...
于 2022-06-16 发布
文件大小:6.68 kB
0 49
下载积分: 2
下载次数: 1
代码说明:
verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...000000000100100... 并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
下载说明:请别用迅雷下载,失败请重下,重下不扣分!
发表评论