登录
首页 » VHDL » VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.

VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.

于 2022-02-20 发布 文件大小:61.08 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。...
    用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。-VHDL hardware description language developed by miniUART Interface IP Core, Users can be embedded into their own FPGA module.
    2022-10-05 02:20:03下载
    积分:1
  • JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。
    JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。-JPEG image compression standard works of VHDL realize that the document includes an image.
    2022-02-24 18:44:31下载
    积分:1
  • rom_fft
    采用xilinx的ROMIP核产生类似正弦信号,经过FFt后可以观察结果(Using the xilinx ROMIP nuclear generating similar sinusoidal signal can be observed through the results after FFt)
    2013-09-14 20:59:03下载
    积分:1
  • inc_pid
    基于FPGA的增量式PID设计方法,Matlab、Simulink, Xilinx Block set(Incremental PID FPGA-based design methodology)
    2014-11-03 04:16:19下载
    积分:1
  • USB IPcoreIP核 包含文档(带说明)
    USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)
    2022-02-18 17:02:37下载
    积分:1
  • VHDL实现二维DCT变换
    本程序利用VHDL实现二维离散余弦变换,经本人测试,在Quartus II7.0软件上可正确仿真,希望大家积极采纳
    2022-02-06 07:06:17下载
    积分:1
  • 斯巴达3 Digilent演示:演示驱动perphrials在斯巴达3板的…
    Spartan 3 Digilent Demo:This demo drives the perphrials on the Spartan 3 board. This drives a simple pattern to the VGA port, connects the switches to the LEDs, buttons to each anode of the seven segment decoder. The seven segment decoder has a simple counter running on it, and when SW0 is in the up position the seven segment decoder will display scan codes from the PS2 port. This demo how ever does not drive the RS-232 port or the memory. This is a simple design done entirely VHDL not microblaze.
    2023-08-14 05:45:04下载
    积分:1
  • segment
    This source is used to control 7 segments on FPGA boad
    2014-11-10 13:33:13下载
    积分:1
  • package_control-master
    从github下载的,能够参考设计AXI4的协议接口(AXI4 Verilog template)
    2019-03-30 16:14:05下载
    积分:1
  • 适用于FPGA的SOPC方面的元器件添加,如COMPNENT
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2022-09-20 17:30:03下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载