登录
首页 » VHDL » VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.

VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.

于 2022-02-20 发布 文件大小:61.08 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl经典源代码――LCD控制,入门者必须掌握
    vhdl经典源代码――LCD控制,入门者必须掌握-vhdl classical source code-- LCD control, beginners must master
    2022-03-20 08:17:37下载
    积分:1
  • 周立功sopc教程的视频资料,适合广大自学者学习
    周立功sopc教程的视频资料,适合广大自学者学习-ZLG sopc video tutorial is suitable for the general self-learners to learn
    2022-02-06 20:02:55下载
    积分:1
  • FPGAPPCI9054
    FPGA连接PCI9504的电路图。以及PCB文件(FPGA connected to the circuit diagram of the PCI9504. And PCB files)
    2012-10-22 15:29:00下载
    积分:1
  • OFDM_QPSK
    给予QPSK调制的OFDM例程,简单明了的表述了OFDM的通信原理(Given OFDM QPSK modulation routine, simple expressions of OFDM communication theory)
    2013-08-15 14:26:43下载
    积分:1
  • Chapter10
    第十章的代码。 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示(Chapter X code. This book by more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of additions device/counters, multipliers/dividers, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and the results demonstrate)
    2009-11-17 13:52:32下载
    积分:1
  • 用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...
    用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0
    2023-04-12 03:05:04下载
    积分:1
  • Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.
    描述了使用FPGA接口PDIUSBD12开发USB接口的流程.-Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.
    2023-04-29 07:25:03下载
    积分:1
  • VGA采用Spartan 3E板系统的VHDL
    Vga in vhdl using spartan 3e board basys
    2023-04-03 19:05:04下载
    积分:1
  • 33
    说明:  高速宽带数字调制技术的研究,该论文也是非常经典的,希望对大家有帮助(High-speed broadband digital modulation technology, the paper is also very classic, I hope all of you help)
    2009-07-03 11:47:02下载
    积分:1
  • decode
    用Verilog实现汉明码编码,经测试可正确使用,代码简洁(Verilog with Hamming code encoding, the test can be used correctly, the code is simple)
    2017-03-10 19:28:21下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载