登录
首页 » VHDL » 用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...

用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...

于 2023-04-12 发布 文件大小:369.77 kB
0 187
下载积分: 2 下载次数: 1

代码说明:

用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL的玛摩尼的ASIC设计
    ASIC Design using VHDL by Shyam Mani
    2022-02-21 17:12:20下载
    积分:1
  • 波形发生器,用于编写testbentch文件。非常实用
    波形发生器,用于编写testbentch文件。非常实用-Waveform generator, for the preparation of testbentch files. Useful
    2022-10-22 19:55:04下载
    积分:1
  • 多thershod电源
    静态功耗减少使用多 thershld< 跨度 style="font-size:12.0pt;line-height:115%;font-family:"color:#222222;background:white ;"> 多阈值 CMOStransistors 是非常手术滴备用泄漏功率 duringwhen IC 为较长时间内不活动。最近,功率 gatingscheme 提出了维护多个关闭电源模式和减小电极电源甚至短的不活跃时期。但是,这种系统能进行从高灵敏度对工艺参数变化。我们建议新浇注逻辑开关,是容错过程和 reducepower 在任何数字电路。预计的提案需要很少的金额项目努力和妥协降低功耗较大和较低的面积开销比早些时候的方法。此外,它可以团结生存系统 toproposition 额外的静态功耗减少方面受益。考试广泛娱乐的成果证明成功的拟议的设计
    2023-03-16 10:55:03下载
    积分:1
  • 32bit_add_exercise
    32位全加器,另有一个采用流水线的版本,是基于verilog语言的,很实用,希望对大家有所帮助(32-bit full adder, while a pipelined version,code is based on verilog language, it is practical, we hope to help)
    2016-07-19 14:31:17下载
    积分:1
  • deng
    HDL verilog 电子密码锁 输入错误后有报警 输入正确后有提示(HDL Verilog electronic code lock input errors have prompted alarm input is correct)
    2012-06-27 19:25:53下载
    积分:1
  • VHDL Checkers Implementation by Ibrahim Elbouchikhi Amir Nader
    VHDL Checkers Implementation by Ibrahim Elbouchikhi Amir Nader-Tehrani - VHDL Checkers Implementation by Ibrahim Elbouchikhi Amir Nader-Tehrani
    2022-06-13 17:00:51下载
    积分:1
  • 数码管显示
    在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
    2021-04-17 10:08:52下载
    积分:1
  • elevator-control
    三层电梯的详细电路 Foundation版 包括强行开关门打断(Elevator control Foundation project)
    2011-09-26 17:57:56下载
    积分:1
  • this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...
    this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-05-22 09:03:05下载
    积分:1
  • GetCPU
    动态获取CPU使用率源码 可以加到压力测试里(Dynamic access to CPU use the source code )
    2014-06-28 18:56:23下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载