登录
首页 » VHDL » 该程序实现的是10进制的计数器,具有置位复位的功能。

该程序实现的是10进制的计数器,具有置位复位的功能。

于 2022-02-25 发布 文件大小:12.99 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

该程序实现的是10进制的计数器,具有置位复位的功能。-the program is the band of 10 counters, with the home-reset function.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • FFT processor design and applied research, suitable for signal processing fpga t...
    FFT处理器设计及其应用研究,适合做fpga信号处理的技术人员参考-FFT processor design and applied research, suitable for signal processing fpga technology reference
    2022-08-07 14:20:41下载
    积分:1
  • VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    2022-01-25 18:25:54下载
    积分:1
  • 2023-04-14 01:30:04下载
    积分:1
  • Idddc_30mF
    中频70M,30M带宽LFM信号,采样率为102.4M,,数字下变频后,还进行了三倍抽取,最后还得到I,Q两路信号 (IF 70M, 30M bandwidth LFM signal, the sampling rate 102.4M, under digital variable frequency after also carried out three times extracted, and finally also received the I and Q signals)
    2012-07-25 23:56:30下载
    积分:1
  • RISC
    说明:  URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
    2019-06-16 23:07:39下载
    积分:1
  • FIFO_Buffer(verilog)
    这是一个FIFO_Buffer的verilog代码.(This is a FIFO_Buffer the Verilog code.)
    2021-04-22 13:38:49下载
    积分:1
  • ahb2apb_bridge_verification-master
    ahb to apb master verification
    2021-03-23 22:09:15下载
    积分:1
  • codic
    8级cordic 算法verilog (8 cordic algorithm verilog)
    2013-08-21 11:31:46下载
    积分:1
  • VHDL语言教材
    VHDL语言教材-The teaching material of VHDL Language
    2022-02-25 16:17:11下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载