-
FIR_poroje
this project is about FIR FIlter By VHdl codes in the ISE.
- 2013-09-29 19:25:16下载
- 积分:1
-
ddr3_sun
使用DDR3IP核进行仿真,写入读取数据(Using DDR3IP core to simulate, write and read data)
- 2021-01-07 00:48:53下载
- 积分:1
-
VHDL ip core的设计,软核的设计方法
VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design
- 2022-06-01 06:05:02下载
- 积分:1
-
UART
通过PC串口调试助手向MINI板发数据(HEX),在数码管显示接收到的数据,并回传给PC(The debugging assistant sends data (HEX) to MINI board through PC serial port, displays the received data in the digital tube and sends it back to PC)
- 2018-11-15 22:36:21下载
- 积分:1
-
Sopc technology
基于sopc技术的数字均衡器带通滤波器及12864液晶显示-Sopc technology-based digital equalizer band-pass filter and liquid crystal display 12864
- 2022-10-06 03:55:04下载
- 积分:1
-
matlab
里面包含了三段代码,主要是用matlab产生高斯随机信号以及高斯白噪声和色噪声,然后计算其数字特征及对这些信号进行频谱分析和功率谱分析,里面还有关于低通滤波器的设计的简单说明(Which contains three sections of code using matlab Gaussian random signals and white Gaussian noise and color noise, and then to calculate the numerical characteristics and spectral analysis and power spectral analysis of these signals, there is also the low-pass filter design BRIEF DESCRIPTION OF)
- 2020-09-22 15:17:51下载
- 积分:1
-
code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx-code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
- 2022-04-09 10:05:17下载
- 积分:1
-
uart
说明: fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
- 2020-06-20 17:00:02下载
- 积分:1
-
vhdl adder with two input 4
vhdl adder with two input 4-bit and output of 4 bits and carry
- 2022-11-16 00:35:03下载
- 积分:1
-
RS232_VHDL
FPGA控制RS232来实现串口通信,非常好的串口程序。(FPGA control RS232 serial communication to achieve very good serial procedures.)
- 2020-12-28 14:49:01下载
- 积分:1