登录
首页 » Verilog » USB驱动程序和FPGA VGA接口

USB驱动程序和FPGA VGA接口

于 2022-02-26 发布 文件大小:22.73 MB
0 228
下载积分: 2 下载次数: 1

代码说明:

这是一个USB弹跳Altera de2-115板球和VGA驱动程序源代码。请注意,这是在它是100%兼容SystemVerilog语言Verilog(IE可以重命名文件。V和它仍然有效)。我建议使用DE2板的编制是什么我使用。一个弹跳球测试图像来验证驱动器工作正常,如果你没有看到在启动时的橙色球作为一种诊断你的VGA连接不正确安装。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bcd_to_dec
    VHDL code for converting BCD to Decimal
    2018-02-13 09:45:16下载
    积分:1
  • electric-8.08
    The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such as VHDL and Verilog (The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:* Custom IC layout* Schematic Capture (digital and analog)* Textual Languages such as VHDL and Verilog)
    2009-01-09 20:01:17下载
    积分:1
  • adder16b
    说明:  潘松那本书上用vhdl语言描述的16位并入并处加法器(Pan book vhdl language used to describe the 16-bit adder into his)
    2009-07-23 17:02:22下载
    积分:1
  • VHDL-TESTBENCH
    VHDL TESTBENCH书写规范,对学习FPGA的同学很有帮助,掌握仿真语言书写规范。(VHDL TESTBENCH description of the norms, the students learn FPGA helpful, master the language of simulation techniques)
    2016-12-15 21:33:24下载
    积分:1
  • concurrent
    VHDL operators basics
    2013-09-10 14:44:51下载
    积分:1
  • Encode5b_4b
    PD里面的4B5B编码,欢迎使用~~~~~~~~~~~~~~~~~(4B5B code in PD3.0 or USB3.0, welcome to use~~~~~~~~~~~~~~)
    2020-12-03 09:09:25下载
    积分:1
  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • jk-filpflop
    这个是vhdl中很常见的jk filpflop的文件只用于很小数位的变化 其中的jk文件是up down运算都符合的(This is a very common vhdl jk filpflop file is only used for very small changes in a digital file which jk is up down operations are met)
    2013-11-19 11:43:07下载
    积分:1
  • AHB DMA verilog
    兼容AMBA 2.0 的DMA源码,具有两个MASTER, 一个SLAVE,通道可配。超级经典的电路结构,可以学习或直接使用,经过验证的。
    2022-03-16 20:13:09下载
    积分:1
  • DE2_115_TV开发板例程,含SDRAM及异步FIFO应用
    DE2_115_TV开发板例程,含SDRAM及异步FIFO应用: 通过协调器控制2入2出共4个FIFO操作SDRAM
    2022-01-27 23:00:19下载
    积分:1
  • 696516资源总数
  • 106641会员总数
  • 4今日下载