登录
首页 » Verilog » DE2_115_TV开发板例程,含SDRAM及异步FIFO应用

DE2_115_TV开发板例程,含SDRAM及异步FIFO应用

于 2022-01-27 发布 文件大小:11.78 MB
0 129
下载积分: 2 下载次数: 1

代码说明:

DE2_115_TV开发板例程,含SDRAM及异步FIFO应用: 通过协调器控制2入2出共4个FIFO操作SDRAM

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ddr3_test
    说明:  通过循环读写DDR3内存,了解其工作原理和DDR3控制器的写法,由于DDR3控制复杂,控制器的编写难度高,这里笔者介绍XILINX的MIG控制器情况下应用,是后续音频、视频等需要用到SDRAM实验的基础。(Through reading and writing DDR3 memory circularly, we can understand its working principle and the writing method of DDR3 controller. Because of the complexity of DDR3 control, it is difficult to write the controller. Here, the author introduces the application of Xilinx's MIG controller, which is the basis of SDRAM experiment for subsequent audio and video.)
    2021-04-16 10:00:15下载
    积分:1
  • SD_W_R
    SD卡读写源代码.用Verilog编写.很不错.值得借鉴.特别对SD卡开发的人员!(SD card reader-writer source code. Prepared to use Verilog. Is pretty good. Be used for reference. In particular, the development of personnel SD card!)
    2020-12-27 22:09:03下载
    积分:1
  • XAPP_585
    XAPP585 serdes_1_to_7 and serdes_7_to_1 data
    2021-02-04 13:49:57下载
    积分:1
  • MCU2FPGA_SPI_TB
    本程序使用Verilog语言实现了SPI接口的设计,可以直接烧到FPGA实现与MCU的通信,自带有测试文件。(The program uses the Verilog language design SPI interface, you can burn directly communicate with the FPGA, MCU, comes with a test file.)
    2021-02-26 10:29:37下载
    积分:1
  • er
    秒表 东北大学秦皇岛分校 电子设计自动化 实验(Stopwatch Northeastern University at Qinhuangdao electronic design automation experiment)
    2012-06-27 02:25:14下载
    积分:1
  • Clutter-Filtering-
    。给出了时域滤波的基本原理以及通常采用的 IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算 法。从正交多项式的拟合出发,给出了回归滤波器抑制地物杂波的基本原理及 其滤波实现过程。通过对回归滤波器的计算复杂度的研究,寻找使回归滤波器 计算量最小的正交多项式。分析了回归滤波器频率响应特性,比较了回归滤波 器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号,分析了回 归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器,它在滤掉 低频地物杂波的同时,对落在滤波器阻带内的天气回波信号同样会造成衰减。 在天气回波信号谱宽固定的情况下,通过改变天气回波信号的平均多普勒频率, 分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上, 给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of ground clutter suppression, analyzes the characteristics of the ground clutter and weather signals in the Doppler weather radars and simulates Doppler radar echo signals (It includes ground clutter, weather echo signals and the mixture of them). The simulated signals are used later to study the time and frequency domain ground clutter suppression. Secondly, this dissertation talks about the time domain filtering, gives the basic theory of time domain filtering and describes the design method of the usually used fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time domain, the work focuses on the regression filter. From the orthogonal polynomials fit, this dissertation gives the basic theory of the regression filter for ground clutter suppression and the filtering process using a regression filter. Through the study of the computational complexity of regression)
    2012-07-09 22:12:11下载
    积分:1
  • I2C
    I2C verilog源代码实例并带有验证平台(iic source code and testbench)
    2018-06-08 15:46:23下载
    积分:1
  • multiplexersemultiplexer
    this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2009-12-21 18:11:27下载
    积分:1
  • AHB
    AHB_Verificaion_Code
    2020-10-21 12:07:25下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载