-
wom_kg
ϵͳʱ
- 2006-03-13 15:09:50下载
- 积分：1
-
VGA基础彩条测试实验
基于FPGA的VGA彩条测试实验，通过Verilog编写，程序通过一个key键控制几种显示模式之间的转换。。。分别有：纯色、彩条、过渡色、大方块、小方块等几种显示模式。。。因为都已在程序中设好，并没有加一些其他的模块调用。。。程序内的pll是48-40的，要用的话需根据需要更改。。分辨率有两种可供选择
- 2022-05-04 21:10:13下载
- 积分：1
-
展位乘数
光滑的乘法 ；算法是 ；乘法 ；算法，将两个带符号的二进制数的补码表示法。该算法是由安得烈唐纳德发明的展位 ； ；1950在伯克贝克学院在布卢姆斯伯里研究晶体学，伦敦
- 2022-03-17 06:55:54下载
- 积分：1
-
calibration
CS5460校准程序，控制器为C8051F310，SPI通信协议，可以作为电表芯片示例(CS5460 calibration procedure, the controller for the C8051F310, SPI communication protocol, as the meter chip sample)
- 2011-08-05 00:42:09下载
- 积分：1
-
ozgul2013
Digital pre-distortion (DPD) is an advanced digital
signal-processing technique that mitigates the effects of power
amplifier (PA) nonlinearity in wireless transmitters. DPD plays
a key role in providing efficient radio digital front-end (DFE)
solutions for 3G/4G basestations and beyond. Modern FPGAs
are a promising target platform for the implementation of flexible
wireless DFE solutions, including DPD.
- 2019-01-05 18:20:30下载
- 积分：1
-
dianyuan
实现按键控制AD三通道的电源转换的功能。(AD three buttons control channel to achieve power conversion)
- 2015-04-23 16:20:49下载
- 积分：1
-
atom.2007.12.tar
Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
- 2008-05-12 10:13:23下载
- 积分：1
-
io_uart
verilog设计的32位IO口扫描后通过串口发送到计算机(Verilog design of 32 bit IO export after scanning through the serial port to the computer)
- 2012-12-27 00:05:01下载
- 积分：1
-
tlc5615
TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
- 2009-04-27 11:59:22下载
- 积分：1
-
10_ImageEdge
基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像边缘提取(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image edge extraction)
- 2020-10-23 20:27:22下载
- 积分：1
