登录
首页 » Verilog » AHB DMA verilog

AHB DMA verilog

于 2022-03-16 发布 文件大小:647.02 kB
0 83
下载积分: 2 下载次数: 1

代码说明:

兼容AMBA 2.0 的DMA源码,具有两个MASTER, 一个SLAVE,通道可配。超级经典的电路结构,可以学习或直接使用,经过验证的。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EDAcodelock
    能够在EDA环境下实现四位十进制数字密码锁的设置与开锁功能,并能更改使用密码,还可以防止抖动(EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter)
    2009-05-07 09:44:30下载
    积分:1
  • spi_test
    基于fpga的spi通信测试 可与stm32进行spi通信测试(SPI communication test based on FPGA can test SPI communication with stm32)
    2020-06-20 21:00:01下载
    积分:1
  • square_syn
    说明:  平方环载波同步法FPGA实现的verilog代码(square loop carrier wave syn)
    2021-03-04 23:59:32下载
    积分:1
  • FPGA时序约束和timequest timing analyzer
    约束所有时钟(包括你的设计中特有的时钟)对准确的时序分析结果而言是必不可少的。Quartus II TimeQuest Timing Analyzer为各种各样的时钟配置和典型时钟提供许多SDC命令。(Constraining all clocks, including the clocks unique to your design, is essential for accurate timing analysis results. The Quartus II TimeQuest Timing Analyzer provides many SDC commands for a variety of clock configurations and typical clocks.)
    2018-06-06 08:26:22下载
    积分:1
  • axi_jesd204b
    ADI JESD204接口的ADC与Xilinx FPGA接口IP,包含Verilog和VHDL源代码,AXI总线接口,ADC串行控制接口(ADI IP for interfacing JESD204 ADC to Xilinx FPGA, include Verilog/VHDL source code, AXI interface and serial config interface )
    2021-03-29 15:09:10下载
    积分:1
  • 基于fpga的vga输出灰阶测试图片
    使用软件:quartus 2 13.0基于DE2_115实验板vga输出灰阶测试图片          
    2022-09-25 04:25:03下载
    积分:1
  • 802-11-Frame_E_C
    Frame Control field  Retry:  Set in case of retransmission frame  More fragments:  Set when frame is followed by other fragment  Power Management  bit set when station go Power Save mode (PS)  More Data: When set means that AP have more buffered data for a station in Power Save mode
    2016-08-23 17:37:40下载
    积分:1
  • shiyanc
    说明:  希望对VHDL的学习大家有帮助,望大家指出错误,浮想交流!(We want to learn VHDL help, hope you point out an error, daydreams exchange!)
    2011-04-14 09:10:28下载
    积分:1
  • project_comfinal
    it can add two numbers and shows the answer
    2019-05-28 19:16:02下载
    积分:1
  • TDMsystem
    实现多路可变时分复用,包括复接器,解复接,比特同步,帧同步,分频器(Implement multi-channel variable time division multiplexing, including multiplexer, demultiplexing, bit synchronization, frame synchronization, frequency divider)
    2018-09-16 23:29:09下载
    积分:1
  • 696516资源总数
  • 106641会员总数
  • 4今日下载