登录
首页 » VHDL » This document gives the code for programming a CC2500 transceiver using Altera S...

This document gives the code for programming a CC2500 transceiver using Altera S...

于 2022-02-26 发布 文件大小:7.35 kB
0 85
下载积分: 2 下载次数: 1

代码说明:

This document gives the code for programming a CC2500 transceiver using Altera Stratix FPGA. The FPGA and CC2500 are connected through SPI mode with the FPGA as the master and CC2500 as the slave.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • verilog-ethernet
    说明:  Collection of Ethernet-related components for gigabit, 10G, and 25G packet processing (8 bit and 64 bit datapaths). Includes modules for handling Ethernet frames as well as IP, UDP, and ARP and the components for constructing a complete UDP/IP stack. Includes MAC modules for gigabit and 10G/25G, a 10G/25G PCS/PMA PHY module, and a 10G/25G combination MAC/PCS/PMA module. Includes various PTP related components for implementing systems that require precise time synchronization. Also includes full MyHDL testbench with intelligent bus cosimulation endpoints.
    2021-04-17 23:38:52下载
    积分:1
  • zynq-7000 MIZ7035开发板硬件使用手册20171102
    XCZ7035的硬件平台使用说明 包括USB接口(XCZ7035 hardware platform instructions Including USB interface)
    2018-10-22 09:52:06下载
    积分:1
  • vhdl程序集
    本人初学VHDL时编的比较系统的VHDL源程序 巨实用 (I am learning more systematic series of practical VHDL source Giant)
    2005-03-09 15:17:21下载
    积分:1
  • 这是一个基本的ARM7_Core 有基本功能 但不是太完善
    这是一个基本的ARM7_Core 有基本功能 但不是太完善-This is a basic ARM7_Core has the basic functions, but not too perfect
    2022-01-26 06:35:06下载
    积分:1
  • DDR2_hardcore_userguide
    xillinx Spartan6 FPGA DDR 接口设计指南(xillinx Spartan6 FPGA DDR Interface Design Guidelines)
    2009-11-23 10:18:28下载
    积分:1
  • stbc空时编码源码,非常好的程序。verilog程序
    stbc空时编码源码,非常好的程序。verilog程序-STBC Space-Time Coding Source, very good program. Verilog program
    2022-03-04 18:24:10下载
    积分:1
  • FPGA
    基于FPGA的VHDL编程实现各种音频信号,采用的是周立功公司的fusion_startkit开发板。-FPGA-based VHDL Programming realize a variety of audio signals, are used by companies fusion_startkit weeks Ligong development board.
    2022-07-15 20:29:13下载
    积分:1
  • VHDL--波形发生器
    用FPGA产生正弦波、方波、三角波和锯齿波,可以通过按键控制输出波形及其频率,并且可以通过lcd显示输出的波形名字及频率
    2022-02-12 06:23:05下载
    积分:1
  • min_max_finder_part1
    最大最小值寻找程序,可以实现自动查找最大值与最小值(min_max_finder)
    2010-09-25 01:19:09下载
    积分:1
  • tb_modular
    Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • 696518资源总数
  • 105028会员总数
  • 6今日下载