登录
首页 » VHDL » Spartan 3e

Spartan 3e

于 2022-02-28 发布 文件大小:54.75 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

Spartan 3e - Active Power Meter-Spartan 3e- Active Power Meter

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LEDbrightness
    使用PWM控制LED亮度的单片机C代码,共计十个亮度。(PWM control of LED brightness microcontroller C code, for a total of ten brightness.)
    2012-06-08 21:14:10下载
    积分:1
  • 2581
    Complex of three-point Gauss-lengend the Formula pi, Including orbital maneuvering simulation, initial orbit calculation, University of numerical analysis algorithms.
    2017-09-03 10:42:39下载
    积分:1
  • ISE7.1,采用VIRTEX
    ISE7.1,采用VIRTEX-II芯片。实现adc数据采样,平均,通道选择,采样时钟选择,数据格式调整,内含fifo,uart等模块。-ISE7.1, using VIRTEX-II chip. Adc realize data sampling, on average, channel selection, the sampling clock select, adjust data formats, including fifo, uart modules.
    2022-03-28 19:34:46下载
    积分:1
  • 离散小波变换
    尊敬的先生:,
    2022-06-19 22:22:36下载
    积分:1
  • f500
    verilog coding for butterworth filter with cut off frequency with 500hz
    2014-02-19 15:37:09下载
    积分:1
  • m73a_nand_model
    说明:  Micron公司m73a系列nand flash仿真模型及测试文件(micron m73a series nand flash simulation model and testbench)
    2011-03-25 22:17:32下载
    积分:1
  • RapidIO_avalonst
    RapidIO:使用Avalon-ST直通接口的实现方法,可以在fpga上实现(rapidio altera)
    2017-05-31 22:50:11下载
    积分:1
  • 10_100fsrb.pdf
    Ethernet Media Access Controller
    2014-04-30 19:56:17下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • RS码译码器
    采用VHDL语言实现基于BM算法的RS译码器,附件为整个工程文件,内附波形仿真图。程序在QUARTUS II 9.0下仿真通过
    2022-06-03 16:19:45下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载