登录
首页 » VHDL » 全部通过,是我的精心设计,完全满足初学者的要求。

全部通过,是我的精心设计,完全满足初学者的要求。

于 2022-03-02 发布 文件大小:2.19 kB
0 120
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIFO
    Verilog HDL语言编写异步FIFO(Verilog HDL language, asynchronous FIFO)
    2012-05-31 15:13:21下载
    积分:1
  • AVS motion compensation circuit of VLSI Design and Implementation of a standard...
    AVS运动补偿电路的VLSI设计与实现 提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流 水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优 利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
    2022-01-21 20:19:47下载
    积分:1
  • 作者:新舜唐日期:2008
    --author: Suntion Tang --date: 2008-6-7 -- two warning --modify: By Suntion Tang at 2008-6-14 --description: 顶层文件,由于此系统简单, -- 且底层文件不多,故放弃原理图描述,采用VHDL语言描述-author: Suntion Tang date: 2008-6-7 two warning modify: By Suntion Tang at 2008-6-14 description: the top-level documents, as a result of this system is simple, and not more than the bottom of a document, they give up the schematic description of the use of VHDL language description
    2022-04-23 09:59:29下载
    积分:1
  • ps2_key_dds_50M
    利用xilinx开发板,使用嵌入式系统,编写的ps2键盘和利用dds原理产生正弦波的程序(Using xilinx development board, the use of embedded systems, the preparation of the ps2 keyboard and use the procedures dds elements of the sine wave)
    2010-10-26 18:22:33下载
    积分:1
  • matlabfile
    many matlab code with Fftseq ,uniform to gauss AM DSB FM modulation
    2009-12-20 14:06:57下载
    积分:1
  • rmii
    rmii 以太网接口时序源代码,值得开发借鉴的哦(verilog hdl)
    2013-10-12 09:56:24下载
    积分:1
  • sdram_module3
    能够实现16位的SDRAM的读写,没有仿真文件,只有SDRAM读写的源代码,用Verilog编写(can complete read or write sdram, only include Verilog code and no simulation files)
    2013-11-25 12:43:11下载
    积分:1
  • verilog实现ALU的源代码,并提供了详细的测试平台!
    verilog实现ALU的源代码,并提供了一个详细的测试平台!-achieve ALU Verilog source code, and provide a detailed test platform!
    2022-03-15 13:01:46下载
    积分:1
  • 小梅哥RTL8211PHYFPGA
    说明:  基于RTL8211以太网芯片开发的以太网通信代码,使用Quartus编程,FPGA板子为开发者(Ethernet communication code based on rtl8211 Ethernet chip, using quartus programming, FPGA board for developers)
    2020-09-17 21:47:55下载
    积分:1
  • It is then register ( shifter) PISO ( Parallel
    It is then register ( shifter) PISO ( Parallel - in, serial - out)-It is then register ( shifter) PISO ( Parallel- in, serial- out)
    2022-03-14 08:29:42下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载