-
Coding Style
说明： 良好的Coding Style能减少Bug，减少锁存器出现的可能以及其他隐藏逻辑错误，也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
- 2020-06-17 12:00:01下载
- 积分：1
-
I2C 异步子设备
这代码是 I2C 子设备。给定的 I2C 设备是异步的可以用来通电，数字逻辑的其余部分。也可以用作 SMBus 设备。
- 2023-08-18 13:55:03下载
- 积分：1
-
simpleCpu
relative cpu design implementation
- 2013-08-14 21:22:39下载
- 积分：1
-
基于FPGA的四路ov7670摄像头图像采集与VGA显示系统
应用背景应用于多路图像并行采集和显示的场合。关键技术基于华升FPGA图像处理开发板完成了四路图像采集，并送VGA分屏显示，程序全部为Verilog硬件语言编写，摄像头采用OV7670型，程序注释清晰，扩展性强，理论上可以继续扩展多路。
- 2022-02-01 13:48:05下载
- 积分：1
-
BT656_RGB
将BT656数据流转换成RGB图像格式的数据(Converting BT656 data stream into RGB image format)
- 2021-03-22 09:29:17下载
- 积分：1
-
DPSK的FPGA调制
基于FPGA的DPSK调制，包括matlab仿真代码，NCO载波发生器，绝相变化，上变频等，基于Altera FPGA实现，并通过仿真验证。
- 2023-06-18 07:55:04下载
- 积分：1
-
FPGA I2C IP
应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the
implementation of custom I2C slave devices. The core provides a means to read and write
up to 256 8-byte registers. These registers can be connected to the users custom logic,
thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used
to set the register address pointer, and write the register data. I2C reads are used to read
the register data. Successive data reads or writes result in data being read or written from
incremental register addresses. There is no limit on how much data can be read or written
in a single access, but the internal register address pointer will wrap round to 0 once it
reaches 255. Note that the address pointer is not initialized at reset, and the address
pointer must
- 2022-05-22 00:28:39下载
- 积分：1
-
ps2_key_dds_50M
利用xilinx开发板，使用嵌入式系统，编写的ps2键盘和利用dds原理产生正弦波的程序(Using xilinx development board, the use of embedded systems, the preparation of the ps2 keyboard and use the procedures dds elements of the sine wave)
- 2010-10-26 18:22:33下载
- 积分：1
-
sqrt_pipeline
说明： Matlab - to hdl code for square root
- 2020-06-17 12:20:02下载
- 积分：1
-
c_xapp260
xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案，同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用（从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口）设计完整的存储器接口解决方案。(The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing
Warfare and Xilinx solutions, but also explains how to use Xilinx
Software tools and hardware-proven reference designs to be for your own
With (from low-cost DDR SDRAM applications to such as 667 Mb/s
This higher performance DDR2 SDRAM interface) design a complete deposit
Storage device interface solution.)
- 2009-11-03 10:01:20下载
- 积分：1
