登录
首页 » Verilog » FPGA I2C IP

FPGA I2C IP

于 2022-05-22 发布 文件大小:583.44 kB
0 118
下载积分: 2 下载次数: 1

代码说明:

应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pj_gtx
    说明:  利用高速口GTX进行快速的数据传输,包括接受和发送模块,用途广泛(The use of high-speed port GTX for fast data transmission, including receiving and sending modules, has a wide range of uses.)
    2019-03-25 21:40:10下载
    积分:1
  • 四通道DDS信号发生器
    四通道DDS信号发生器,很好用的代码,大家一起分享(Four-channel DDS signal generator)
    2021-03-08 14:49:28下载
    积分:1
  • 4
    Verilog的135个经典设计实例.使你工作使用学习中,会有很大帮助,各种典型案例(135 classic Verilog design examples. Make your work with the study, will be of great help, of various typical cases )
    2014-03-19 10:55:14下载
    积分:1
  • VHDL-Code-For-Full-Adder-By-Data-Flow-Modelling
    VHDL Code For Full Adder By Data Flow Modelling
    2013-11-08 00:39:04下载
    积分:1
  • DE2_115_TV
    DE2-115开发板TV摄像头成像程序,源码亲测可用,可加入边缘算法成像,实时显示轮廓,速度流畅(The DE2-115 development board TV camera imaging procedures, the pro-test in the source can be added to the edge algorithms imaging, real-time display contours, fast-paced)
    2020-07-09 19:18:55下载
    积分:1
  • USB转RS232
    USB转RS232RSTTLRS485FT232+SP213串口的原理图AD画的(USB to RS232RSTTLRS485FT232+SP213 serial port schematic AD drawing)
    2020-07-01 04:20:02下载
    积分:1
  • jk
    说明:  基于quartus2的jk触发器设计,内含源码和仿真图(Jk flip-flop design based on the quartus2, containing source code and simulation diagram)
    2011-11-24 10:47:56下载
    积分:1
  • sobel 边缘检测
    这 VHDL/Verilog 或 C/c + + 源代码并作为设计参考说明了如何实现这些类型的功能。这是用户的责任,来验证其设计的一致性和使用形式化验证方法的功能。
    2022-06-30 04:07:25下载
    积分:1
  • FPGA的DDS发生器
    以DE2为开发平台,采用Veriolg语言编程,实现了DDS信号输出,频率,步进,波形输出均可调,采用Modelsim以及FPGA内嵌逻辑分析仪验证设计的正确性,可以满足一定的工程需求。
    2022-06-16 12:56:09下载
    积分:1
  • 4ADlcd
    单片机4路ad模数转换数码管动态显示程序(4-way ad microcontroller analog to digital conversion digital tube dynamic display program)
    2013-06-02 22:10:07下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载