登录
首页 » VHDL » simple code based on verilog shifter , cla ,clg , ALU , PC

simple code based on verilog shifter , cla ,clg , ALU , PC

于 2022-03-04 发布 文件大小:3.35 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

simple code based on verilog shifter , cla ,clg , ALU , PC

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xapp224_data_recovery_design-file
    XAPP224 VHDL Data Recovery design file
    2021-03-30 17:49:09下载
    积分:1
  • 我是VHDL的初学者,这是我自己编译的简单的几个VHDL码,功能有3...
    我是VHDL的初学者,这是我自己编译的简单的几个VHDL码,功能有3-8解码器及其testbench,16位寄存器及其testbench和交通灯。 希望能和其他初学者一起讨论学习,并得到高手的指点-I VHDL beginners, this is my own translation of a few simple VHDL code. 3-8 function decoder and testbench, 16 Register and testbench and traffic lights. Hopes to be able to discuss other beginners learning, and with the guidance of the master
    2022-05-14 07:13:44下载
    积分:1
  • FPGA
    基于FPGA的I2C程序0001,很不错的论文及程序,,大家快下啊-FPGA-based procedures I2C 0001, a very good paper and procedures, we quickly under ah
    2022-08-17 00:37:15下载
    积分:1
  • 基于FPGA的信号发生器20140506
    说明:  基于FPGA的芯片信号发生器,利用Verilog语言实现信号发生器的各个模块单元, 实现的要求:正弦波、三角波、方波等;(Based on FPGA chip signal generator, using Verilog language to realize each module unit of the signal generator, Requirements: sine wave, triangle wave, square wave, etc;)
    2019-12-30 11:48:26下载
    积分:1
  • e2
    Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...
    BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示 -BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display
    2022-08-15 04:42:44下载
    积分:1
  • 用Matlab编写fft
    说明:  在MATLAB下自编实现快速傅里叶分析,(Fast fft own procedures, faster than the system call fft slowe)
    2020-06-23 09:00:02下载
    积分:1
  • 数字钟的实现 FPGA上运行 VHDL编写
    数字钟的实现 FPGA上运行 VHDL编写-Digital clock running on the FPGA to achieve the preparation of VHDL
    2023-08-20 09:25:06下载
    积分:1
  • In terms of hardware decimal to binary will be no need to use adder computing th...
    在硬件方面十进制到二进制将不需要采用加法器计算的方式,大大减少了计算时间。
    2022-07-24 14:57:38下载
    积分:1
  • LCD
    LCD Interface_Xilinx.CPLD源码参考设计(LCD Interface Xilinx CPLD)
    2009-05-03 10:34:47下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载