-
this a fpga sparttan 3e based project in which
i have made a game based on vg...
this a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the supporting file for ps/2 interface .
- 2022-05-21 12:25:58下载
- 积分:1
-
同步FIFO功能,通过Modelsim仿真Verilog语言描述6…
同步FIFO功能,verilog语言描述,通过了modelsim 6.0 仿真,Quartue综合-Synchronous FIFO function, verilog language described by the modelsim 6.0 simulation, Quartue integrated
- 2022-03-24 20:37:31下载
- 积分:1
-
AES
AES算法部分模块行位移列变换以及主题程序加密解密(AES algorithm transforms part of the module rows and columns relating to the displacement of encryption and decryption program)
- 2016-04-14 12:05:02下载
- 积分:1
-
multifre
说明: 资料的内容是实现旋转机械同步整周期采样的数据采集系统相关文献资料,包括鉴相信号如何倍频,机械振动信号相位如何检测等的实现方法。(Information content is for rotating mechanical synchronization synchronous sampling data acquisition system-related documents, including the Kam-believe number to harmonic mechanical vibration signal phase to detection of realization.)
- 2010-04-26 15:56:20下载
- 积分:1
-
STM32F407FFT
使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
- 2020-06-20 19:00:02下载
- 积分:1
-
A4_Uart_Top
串口! 这是一个使用的通信程序 , 非常好用。(serial port Serial port! This is a communication program used, very useful.)
- 2020-06-17 14:00:01下载
- 积分:1
-
This is a realization of I2C interface VHDL module, I2C protocol to achieve
这是一个I2C接口的VHDL实现模块,实现I2C协议-This is a realization of I2C interface VHDL module, I2C protocol to achieve
- 2023-08-26 08:25:03下载
- 积分:1
-
maxplus2为开发环境 vhdl编写的自由 计数器 程序
maxplus2为开发环境 vhdl编写的自由 计数器 程序-maxplus2 VHDL environment for the development of free counter preparation procedures
- 2022-10-02 01:40:03下载
- 积分:1
-
WorkSpace
计算三平动并联机构工作空间,自己编的,测试可以用(Calculation of three translation parallel mechanism)
- 2021-04-17 18:08:52下载
- 积分:1
-
实现了lcd1602显示的功能,可以在lcd上显示“年”字,有利于初学者学习lcd在fpga上显示,采用文本编辑的,利用quartus ii 702...
实现了lcd1602显示的功能,可以在lcd上显示“年”字,有利于初学者学习lcd在fpga上显示,采用文本编辑的,利用quartus ii 702-Achieved lcd1602 display function, you can lcd display " " The word will help beginners learn lcd display in the fpga, using a text editor, using quartus ii 702
- 2022-07-02 20:54:47下载
- 积分:1