登录
首页 » VHDL » 这是个vhdl编写的16bit的加减法器

这是个vhdl编写的16bit的加减法器

于 2022-02-15 发布 文件大小:1.48 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

这是个vhdl编写的16bit的加减法器-This is vhdl prepared by the modified instruments used in the 16bit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8051IP nuclear source code
    8051IP 核源代码-8051IP nuclear source code
    2022-05-17 06:21:49下载
    积分:1
  • Documentation Of Digital Electronic Systems With VHDL from US DOD.
    Documentation Of Digital Electronic Systems With VHDL from US DOD.
    2022-05-09 12:50:24下载
    积分:1
  • count16
    说明:  制作16位流水灯,实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)
    2020-06-24 01:20:02下载
    积分:1
  • LM
    用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • dp_xiliux the CPLD Verilog design experiments, clock demo. code test.
    dp_xiliux 的 CPLD Verilog设计实验,时钟演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, clock demo. code test.
    2022-12-25 17:55:03下载
    积分:1
  • hang_us14
    Synthetic Aperture Radar (SAR) imaging simulation target, Using wavelet denoising thought, LCMV optimization design array signal processing.
    2020-08-25 20:58:14下载
    积分:1
  • 此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;...
    此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;另一个接收像素位置信息,并输出颜色信号。这样便于进行图形修改,同时也容易实现- This design uses Verilog the HDL hardware language design, realizes on the palm space development board Divides into two stature modules the entire electric circuit, provides the synchronized signal (H_SYNC and V_SYNC) and the picture element positional information; Another receive picture element positional information, and output color signal. Like this is advantageous for carries on the graph to revise, simultaneously is also easy to realize
    2022-04-07 13:58:38下载
    积分:1
  • sourceinsight的verilog插件
    sourceinsight的verilog插件-The Verilog sourceinsight plug-ins
    2022-02-04 18:20:59下载
    积分:1
  • PC9054_1124
    基于FPGA的PCI9054 LOCALBUS总线接口(PCI9054 interface program based on FPGA)
    2015-04-07 09:44:02下载
    积分:1
  • SPWM
    基于FPGA的正弦脉宽调制波vhdl代码,同时输出正弦波与SPWM(Sine pulse width modulation wave VHDL code based on FPGA, at the same time with SPWM output sine wave)
    2021-04-06 23:39:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载