登录
首页 » VHDL » VHDL描述的时钟分频电路,用途广

VHDL描述的时钟分频电路,用途广

于 2022-03-10 发布 文件大小:904.00 B
0 125
下载积分: 2 下载次数: 1

代码说明:

VHDL描述的时钟分频电路,用途广-VHDL description of the clock divider circuit, uses widely ...

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • abi123
    encoding and decoding of audio signal
    2013-02-02 18:59:16下载
    积分:1
  • FPGA——IP_RAM实验
    说明:  FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • 三体模型
    三体模型仿真计算样例,基于特定的java浏览器插件对象,以非常形象的方式展示了三体运动物体的规律,可以调节运动参数,实时查看运动变化情况。
    2022-05-23 17:18:16下载
    积分:1
  • 8.25
    改写四号中断的 自己编的,,,,,,求过啊!!!一个很简单的小程序(Rewrite the fourth interruption of their series,,,,,, begged ah! ! ! A very simple little program)
    2013-12-16 20:46:33下载
    积分:1
  • altera
    altera官方的各种有用的参考资料,都是自己收集的,遇到问题可以很方便的查看(altera official variety of useful references, are their own collection, problems can easily view)
    2014-06-02 10:39:18下载
    积分:1
  • processor
    processor design istruction load pipeline ,hazard
    2010-04-02 03:52:08下载
    积分:1
  • Marquee with a program written in VHDL, and 60 binary counter program, one desig...
    一个用VHDL编写的跑马灯程序和60进制计数器的程序,一个是自己设计的一个是老师要求,都在实验箱上验证成功,希望对大家有所帮助。-Marquee with a program written in VHDL, and 60 binary counter program, one designed by one teacher asked, are in the experimental boxes proved to be successful, want to help everyone.
    2022-08-10 07:53:33下载
    积分:1
  • cla - Copy
    ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • vga_core
    Code VHDL for control VGA FPGA: Xilinx, Altera
    2012-09-09 10:54:28下载
    积分:1
  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载