-
8_BUS
说明: BUS documentation and map reffereces
- 2020-06-25 19:40:02下载
- 积分:1
-
实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2...
实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2-To achieve a simple spreadsheet functions, is 24 hours, using VHDL prepared, quartus ii 7.2
- 2023-05-19 01:30:03下载
- 积分:1
-
fifo
FPGA的fifo与dsp的emif接口测试程序(EMIF interface test program for FIFO and DSP of FPGA)
- 2020-12-03 16:59:25下载
- 积分:1
-
EDK_Tutorial_1
EDK tutorial 1 ----------------
- 2013-04-04 10:18:46下载
- 积分:1
-
控制AD采样的程序,希望对大家能有所帮助!不对之处请多多指导!...
控制AD采样的程序,希望对大家能有所帮助!不对之处请多多指导!-I think it is a goog pragram ,I hope it is good for you !
- 2022-12-02 08:00:03下载
- 积分:1
-
ep9351_read_reg
ep9351芯片的一个读取寄存器的测试程序,因为他的读取方式跟别的i2c设备不同,所以重新封装了一些i2c读写的接口。(one read ep9351 chip registers testing procedures, because he read i2c device with another different way, so repackaging some i2c interface to read and write.)
- 2015-06-08 10:18:54下载
- 积分:1
-
altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中...
altera推出的基于它们fpga和cpld的构建嵌入式系统的新技术sopc的介绍。其集成在quartus II中-ALTERA due to launch them and they simply cpld Construction of the new Embedded System Technology sopc briefing. Its integrated into the Quartus II
- 2022-12-14 08:55:03下载
- 积分:1
-
HDB3-encoderauncoder
HDB3编码器与解码器,以及RTL图,使用Verilog HDL实现(HDB3 encoder and decoder, and RTL diagram, use Verilog HDL to implement)
- 2014-12-14 13:17:26下载
- 积分:1
-
div_fru
介绍分频器的好资料。不光有奇数分频、偶数分频,还有小数分频。相信把这个资料理解透了后以后分频器的设计就不是问题了。(Introduction divider good information. Not only have an odd frequency, even frequency, there are fractional. I believe understanding this information through the post after the Divider is not a problem.)
- 2010-06-17 21:52:55下载
- 积分:1
-
How to Connecting Xilinx FPGAs to the Philips
How to Connecting Xilinx FPGAs to the Philips
- 2022-08-14 17:50:57下载
- 积分:1