登录
首页 » Verilog » Verilog_HDL时序篇 教程及代码

Verilog_HDL时序篇 教程及代码

于 2022-03-12 发布 文件大小:57.57 MB
0 82
下载积分: 2 下载次数: 1

代码说明:

(A good set of learning information for Verilog timing chapter, with source code and engineering documents, you can follow the tutorial self-study)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DW_apb_wdt
    verilog实现watch dog,可直接用于芯片开发中。(erilog realization watchdog, can be directly used for chip development.)
    2020-12-25 16:09:06下载
    积分:1
  • iic总线基于Verilog的实现
    基于Verilog HDL语言实现8位数据在iic总线上的读写
    2022-06-17 23:19:05下载
    积分:1
  • AES_128
    AES 128 bit with various device interface on FPGA
    2021-03-09 17:59:27下载
    积分:1
  • hdmi
    HDMI协议的Verilog实现,通过对RGB三个通道分别进行TMDS编码完成,纯原创代码(Verilog implementation of HDMI protocol, through TMDS coding of RGB three channels, pure original code)
    2020-07-28 16:58:46下载
    积分:1
  • crc_verilog_xilinx
    各类CRC效验码 有CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8(CONTAIN CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8 )
    2021-03-10 22:59:26下载
    积分:1
  • pingball
    说明:  这是一个带声音的弹球小游戏,通过VGA口显示,通过扩展口JA的 pin4和 pin GND输出声音, BTN3 BTN2 控制挡板左右移动,弹球和挡板都自带动画效果(This is a band sound pinball game, through the VGA port shows that through the expansion of the mouth of the JA and pin4 output pin GND voice, BTN3 BTN2 control baffle around Mobile, pinball and baffle all bring their own animation effects)
    2008-11-09 00:34:49下载
    积分:1
  • sapis
    SAPIS doc : SATA interface
    2017-07-16 15:59:06下载
    积分:1
  • READ_SINEX
    读取IGS数据中心提供的sinex文件 并恢复法方程(Read sinex file IGS data centers and to restore normal equation)
    2016-06-18 11:19:14下载
    积分:1
  • Ffpga-jpegP
    基于FPGA的JPEG图像压压缩,实现JPEG图像的实时压缩 (Real-time compression pressure compressed FPGA-based JPEG images, JPEG images)
    2012-08-23 22:11:39下载
    积分:1
  • COSTAS_LOOP
    用verilog编写的科斯塔斯环,希望有帮助(Costas loop written in verilog helpful)
    2012-10-31 23:01:23下载
    积分:1
  • 696518资源总数
  • 105908会员总数
  • 30今日下载