登录
首页 » VHDL » 基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...

基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...

于 2022-03-12 发布 文件大小:340.07 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!-Based on FPGA chip, the Nios II IDE software development environment written in NIos II soft-core uart source code!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CPU
    不同方法实现的CPU系统。同样支持加减乘,逻辑/算术移位,与或非等建议指令。(Different methods to achieve CPU system. Also supports, subtraction, multiplication, logic/arithmetic shift, and the like or recommend instruction.)
    2016-04-16 20:30:51下载
    积分:1
  • 表决器,简单实现了表决功能,无显示功能
    表决器,简单实现了表决功能,无显示功能 -vote
    2022-05-17 19:43:31下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • Code
    提供了《自己动手写CPU》本书每一章涉及的OpenMIPS源代码、测试程序。(It provides the OpenMIPS source code and test program in each chapter, which is written in the book "do it yourself CPU".)
    2020-07-01 23:00:02下载
    积分:1
  • 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设...
    数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用 并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。-NC divider output signal frequency is a function of input data. Using traditional methods of design, process and circuit design are complex and can modify the design of the results are poor and portability. NC VHDL divider based on the design, the whole process simple, fast, easy to modify, strong portability. He can use preset number of parallel addition and subtraction counter counter to achieve. Widely used in electronic equipment, musical instruments and other digital electronic systems.
    2023-08-29 11:30:03下载
    积分:1
  • source
    说明:  altera fpga 实现fft,用fft IP核,有matlab仿真代码(Altera FPGA implementation of FFT, FFT IP core, matlab simulation code)
    2020-12-18 20:29:11下载
    积分:1
  • multiply
    由verilog编写的乘法器,通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。(Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.)
    2008-12-30 20:51:33下载
    积分:1
  • DE2 115 BCD 3 位数计数器
    在这个项目中我们使用 DE2 115 板上显示每次通过转移在左边按下某个键滚动你好。 这种架构使用管道和多路复用器
    2022-01-26 08:10:34下载
    积分:1
  • vhdl
    vhdl code for internet interface
    2014-12-04 04:58:04下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载