登录
首页 » VHDL » 这是一个基于VHDL语言编程的电子琴源代码程序,希望可以帮到大家...

这是一个基于VHDL语言编程的电子琴源代码程序,希望可以帮到大家...

于 2023-02-07 发布 文件大小:5.91 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

这是一个基于VHDL语言编程的电子琴源代码程序,希望可以帮到大家-This is a keyboard based on the VHDL programming language source code program, the desire to help everyone

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL implement serial port, it can communicate with pc, it can accept and send m...
    用VHDL实现串口 可以实现与pc机的通信 收发 中断都可以 效果比较好-VHDL implement serial port, it can communicate with pc, it can accept and send message, and it can be interrupted.
    2022-02-11 22:49:32下载
    积分:1
  • 用VHDL语言实现的图像传感器TCD132D的时序驱动代码,时序精准!
    用VHDL语言实现的图像传感器TCD132D的时序驱动代码,时序精准!-VHDL language with the image sensor TCD132D realize the timing-driven code, timing accurate!
    2022-01-26 02:25:08下载
    积分:1
  • MultHalfBand
    基于Matlab的FPGA数字半带滤波器设计(Matlab-based FPGA digital half-band filter design)
    2013-01-30 16:08:00下载
    积分:1
  • dct01
    Verilog编写的串口通讯下解码状态机(Verilog serial communication prepared under the decoder state machine)
    2011-01-17 02:40:41下载
    积分:1
  • xvrware图书馆Xilinx Inc.
    XVRWARE Library Xilinx Inc. The XVRWARE Synthesis library provides macros and synthesis examples for constructing TMR circuits in VHDL for the Virtex architecture
    2023-07-20 21:50:04下载
    积分:1
  • NIOS_i2sound_demo
    在nios系统开发中的驱动i2c音频电路的代码,包括verilog代码,与相应的驱动代码(In the nios system development in the driver i2c code for the audio circuitry, including the verilog code, and the corresponding driver code)
    2009-12-18 10:08:09下载
    积分:1
  • ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证
    ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证-ask modulation, based on VHDL simulation platform, demodulator is the same, this procedure proven
    2022-02-07 06:59:29下载
    积分:1
  • frequence1
    基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
    2020-10-30 20:29:56下载
    积分:1
  • 用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!...
    用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!-prepared using VHDL code for all to study and exchange to facilitate learning!
    2022-02-04 03:08:53下载
    积分:1
  • 24_Timer
    使用Verilog编写的24位定时器,具有apb 总线接口,可以设置工作方式和计数初值。(The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.)
    2021-04-27 21:38:44下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载