登录
首页 » VHDL » VHDL_modelling_guidelines是vhdl建模开发的指导资料

VHDL_modelling_guidelines是vhdl建模开发的指导资料

于 2022-03-12 发布 文件大小:154.07 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

VHDL_modelling_guidelines是vhdl建模开发的指导资料-VHDL modeling VHDL_modelling_guidelines is guiding the development of information

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog--image-sample
    基于Verilog的图像采集、处理和存储程序,初学者参考,高手绕道。(Verilog-based image acquisition, processing and storage procedures, beginners reference, master bypass.)
    2021-04-16 11:48:54下载
    积分:1
  • pipelined_fft_256
    verilog编写的并行256点fft代码(Verilog prepared parallel 256 points fft code)
    2017-06-28 21:56:53下载
    积分:1
  • 归档
    ddr3使用教学(DDR3 using teaching)
    2018-03-19 09:57:19下载
    积分:1
  • HDMI_FPGA
    该源码可基于FPGA设置多分辨率的HDMI显示,且其包含了完整的时序和端口、地址映射,可以很方便的将其移植(The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted)
    2020-12-17 11:09:12下载
    积分:1
  • GMSK
    说明:  高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • MS5611控制 温度 压力 fpga vhdl
    利用vhdl 语言实现对ms5611的控制,读取温度值和压力值
    2023-04-17 17:10:03下载
    积分:1
  • frequency-agility
    本程序为捷变频信号的verilog源代码设计实现的仿真,并含有相应捷变频信号在MATLAB仿真的结果(The procedure for the Czech Republic converted signal verilog source code design and implementation of the simulation, and the Czech Republic frequency signal containing the corresponding simulation results in MATLAB)
    2015-10-15 10:37:54下载
    积分:1
  • 完成ITUR656标准的视频流数据向RGB格式的转换。
    完成ITUR656标准的视频流数据向RGB格式的转换。-Complete video streaming ITUR656 standard data format to RGB conversion. Test module
    2022-02-13 16:12:20下载
    积分:1
  • sdio_slave
    SDIO slave verilog code
    2021-03-26 15:39:13下载
    积分:1
  • MemoryGame-master
    在开发板EGO1上实现的图形记忆游戏,白块按下确认建,黑色块不按确认键(memory game in verilog)
    2020-12-19 16:29:10下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载