登录
首页 » VHDL » 数字时中(VHDL)

数字时中(VHDL)

于 2022-03-14 发布 文件大小:382.47 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

数字时中(VHDL)-Numbers in (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FFT_Module
    接收机数字部分FFT模块的代码 包括verilog代码、 matlab仿真、 word文档 testbench 实现FFT(The code of the digital part FFT module of the receiver Including Verilog, matlab simulation, testbench Implementation of FFT)
    2020-11-18 20:49:38下载
    积分:1
  • BOC
    基于matlab的BOC仿真程序,包含BOSK调制等。(Based on the matlab the BOC simulation program, contains modulation BOSK.)
    2021-03-12 19:09:25下载
    积分:1
  • VHDL-Keyboard
    设计制作一个检测4*4矩阵键盘的按键编码的实验,把实际按键的键值的八位编码先转换成从0000—1111的编码,再译成数码管能识别的八位编码,在数码管动态显示时,4*4矩阵键盘的第一行对应00—03,第二行对应04—07,第三行08—11,第四行对应12—15。(Design a 4* 4 matrix keyboard key coding experiments to detect the key the actual key octet coded first convert from 0000-1111 encoding, and then translated into digital tube to identify the eight coding, digital tube dynamic display, the first line of the 4* 4 matrix keyboard corresponding to 00-03, the second line corresponds to 04-07, the third line of 08-11, the fourth line corresponds to 12-15.)
    2012-07-01 10:02:33下载
    积分:1
  • shuzijishiqi
    基于VHDL的数字计时器,手动可控正计时和倒计时(含复位键和使能键)(VHDL-based digital timer and countdown timer being controlled manually (with the reset button and enable key))
    2016-12-05 19:57:07下载
    积分:1
  • eetop.cn_16bits_multiplier
    16位并行乘法器源代码,booth2编码,二进制树拓扑结构(16bits parallel multiplier source code )
    2020-12-24 20:59:05下载
    积分:1
  • VerilogHDL课件,老师现在正拿这个上课
    VerilogHDL课件,老师现在正拿这个上课-VerilogHDL courseware, teachers are now using this class
    2022-05-25 16:25:07下载
    积分:1
  • M_SSB_100
    由乘法器组成 单边带信号产生的 仿真源代码 msm (Composed of single sideband signal by the multiplier generated simulation source code msm)
    2007-07-25 14:59:29下载
    积分:1
  • 2022-07-05 02:24:05下载
    积分:1
  • 手把手教你学FPGA 仿真篇
    手把手教你学FPGA 仿真篇,简单实用。(Hand in hand teach you to learn FPGA simulation, simple and practical.)
    2018-07-09 21:25:09下载
    积分:1
  • frame_decode_and_encode
    一个用Verilog编写的编帧、解帧及码速匹配的程序,相当经典(Verilog prepared with a series of frames, frames and solutions yards speed matching procedures, rather classic!)
    2006-07-12 15:10:07下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载