登录
首页 » VHDL » 数字时中(VHDL)

数字时中(VHDL)

于 2022-03-14 发布 文件大小:382.47 kB
0 128
下载积分: 2 下载次数: 1

代码说明:

数字时中(VHDL)-Numbers in (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EDA
    十进制计算机,实现十进制计数功能,简单可靠(vhdl)
    2009-12-26 21:45:43下载
    积分:1
  • fifo
    fifo的代码,经过测试可以使用,很有用处,可以放心使用(a fifo module,the code has been tested and it is usefull)
    2010-03-02 22:03:30下载
    积分:1
  • EDA_C2262
    Quartus_II_9.0破解器有明确的破解Quartus_II_9.0的步骤(Quartus_II_9. 0 cracked the clear cracked Quartus_II_9. 0 steps)
    2011-11-07 21:31:47下载
    积分:1
  • lisa-vhdl2va
    通过modelsim仿真检测matlab生成滤波器效果。(Generate the filter through matlab and simulated by modelsim.)
    2013-12-12 11:17:18下载
    积分:1
  • 常用的缩写
    fpga学习中常用的缩略语-commonly used abbreviations
    2023-03-04 16:40:03下载
    积分:1
  • FPGA_Turbo
    Turbo码编解码的FPGA实现,verilog语言编写(Implementation ofTurbo code on FPGA , using Verilog language)
    2021-04-19 09:48:51下载
    积分:1
  • hdb3_v3
    Quartus环境下使用Verilog编写的HDB3编解码程序,RTL和时序仿真已过(Quartus under the environment of a HDB3 protocol procedures written in Verilog, RTL and timing simulation has be passed)
    2015-11-24 21:56:05下载
    积分:1
  • Writing-a-VHDL-Testbench
    《编写VHDL测试概述》的英文原版讲述了如何使用VHDL写测试凳程序("Writing VHDL test overview" of the English original to write about how to use VHDL test bench program)
    2014-04-03 21:57:01下载
    积分:1
  • QMD
    说明:  实现了QPSK的调制,使用了ise自带的dds的IP核(QPSK is modulated and the IP core of DDS is used in ise.)
    2019-05-05 15:37:58下载
    积分:1
  • scia_loopback_interrupts
    TI F28027 SCI 源码,中断,FIFO,LoopBack使能(TI F28027 SCI source code, interrupt, FIFO and Loopback enalbe)
    2020-11-18 15:29:40下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载