登录
首页 » VHDL » 数控分频器的设计数控分频器的功能就是当在输入端给定不同输入数据时,将对输入的时钟信号有不同的分频比,数控分频器就是用计数值可并行预置的加法计数器设计完成的,方法...

数控分频器的设计数控分频器的功能就是当在输入端给定不同输入数据时,将对输入的时钟信号有不同的分频比,数控分频器就是用计数值可并行预置的加法计数器设计完成的,方法...

于 2023-04-20 发布 文件大小:32.86 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

数控分频器的设计数控分频器的功能就是当在输入端给定不同输入数据时,将对输入的时钟信号有不同的分频比,数控分频器就是用计数值可并行预置的加法计数器设计完成的,方法是将计数溢出位与预置数加载输入信号相接即可。-NC NC divider divider design of its function is when the input given different input data, input the clock signal will have different sub-frequency ratio, NC prescaler value can be used include parallel preset counter adder design is completed, the method is to count the number of overflow bit with preset load to the input signal phase.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 设计一个可以小时、分钟、12小时或24小时和秒的时间…
    设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report
    2022-07-22 15:10:59下载
    积分:1
  • 四位十进制频率计的顶层控制模块,用于生成测频需要的复位及控制信号...
    四位十进制频率计的顶层控制模块,用于生成测频需要的复位及控制信号-four decimal frequency of top-level control modules, used to generate the required frequency measurement and control signals reset
    2022-07-22 04:02:23下载
    积分:1
  • 5408A
    The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The 720-channel source driver has true 6-bit resolution, which (The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The )
    2012-07-16 17:09:15下载
    积分:1
  • 实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。...
    实光电码盘的输出数据的四倍频,使码盘输出精度提高四倍。-real photoelectric encoder output data of the four frequency, accuracy encoder output increased by four times.
    2022-01-23 10:41:40下载
    积分:1
  • forwarding
    浙江大学体系结构实验课代码,5级流水线实现旁路和停顿(5-stage pipeline to achieve realization of the bypass pipeline bypass pause 5 pause)
    2020-09-26 12:07:46下载
    积分:1
  • tdc
    线性伸展TDC的verilog,包含门级网表(TDC linear stretch of verilog, includes gate-level netlist)
    2021-01-04 18:58:55下载
    积分:1
  • sopcAD7352nios
    基于sopc的7352的ad模块的nios软核多通道编写,verilog 写的(The sopc 7352 AD module nios soft core multichannel write. Rar )
    2012-11-03 21:37:42下载
    积分:1
  • Hexadecimal to 7 segments
    Hexadecimal to 7 segments
    2022-03-07 14:40:55下载
    积分:1
  • Quartus_II_13.1_x64破解器
    说明:  quartus的破解软件,里面有说明文档(Quartus crack software, which contains documentation.)
    2021-03-16 09:19:22下载
    积分:1
  • 16 point radix 2
    使用 c languageit 的 16 点基 2 fft 代码将 16 点时间域序列转换为频率域
    2022-10-05 23:25:03下载
    积分:1
  • 696518资源总数
  • 106227会员总数
  • 11今日下载