登录
首页 » 嵌入式系统 » motorala JL8程序代码

motorala JL8程序代码

于 2022-03-14 发布 文件大小:4.22 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

motorala JL8程序代码-motorala JL8 procedure code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用51单片机串口及595制作16X56LED显示屏(土产)
    用51单片机串口及595制作16X56LED显示屏(土产)-With 51 and 595 produced single-chip serial 16X56LED display (native)
    2022-05-07 10:48:57下载
    积分:1
  • CodeVision AVR C实例源程序字符周期
    Code Vision AVR C 源程序例子 八字循环程序 -Code Vision AVR C example source program character cycle
    2022-02-12 19:05:39下载
    积分:1
  • 2023-07-19 09:45:02下载
    积分:1
  • 现场总线技术在操作中的应用.rar 学位论文全文,CAJ格...
    现场总线技术在嵌入式操作系统中的应用.rar 学位论文全文,CAJ格式--Apply on-spot bus technique in embedded operating system. A full thesis. CAJ format.
    2022-07-09 12:24:57下载
    积分:1
  • 立宇泰2410核心板电路原理图(内含CPU SDRAM NANDFLASH)
    立宇泰2410核心板电路原理图(内含CPU SDRAM NANDFLASH)-2410 core plate circuit diagram (containing CPU NANDFLASH SDRAM)
    2022-05-13 08:26:34下载
    积分:1
  • 本人编制且正在使用的c51键盘读取程序,抗抖动性能好,很好用。...
    本人编制且正在使用的c51键盘读取程序,抗抖动性能好,很好用。--A C51 keyboard value read program written by me. It is very stable, even when dithering.
    2022-02-09 17:46:58下载
    积分:1
  • 设计
    经典书籍:嵌入式系统开发圣经,给嵌入式系统的学习者们-embedded system design
    2022-01-25 21:58:39下载
    积分:1
  • 附件程序是我用DSP2812开发的无刷直流电机控制程序,程序是在TI公司的BLDC3_1软件的基础上构造的,实现了无刷直流电机的速度环PID控制,效果可以。...
    附件程序是我用DSP2812开发的无刷直流电机控制程序,程序是在TI公司的BLDC3_1软件的基础上构造的,实现了无刷直流电机的速度环PID控制,效果可以。 其中,无刷直流电机是有HALL传感器的系统,所以在转速测量上还需要进一步的改进(如果要求精确的话)。电机是24V3000rpm~~~;驱动板是类似TI公司的DMC1500?板卡,所以可以参考它的说明(只针对信号的连接的参考)-Annex I use the procedure is the development of the DSP2812 brushless DC motor control procedures, TI is in the process of BLDC3_1 software companies on the basis of the structure, Implementation of the brushless DC motor velocity loop PID control, the effect can be. Among them, brushless DC motor are HALL sensor system So speed measurements need further improvements (if the precise words). Motor V3000rpm is 24 ~ ~ ~; Market-driven companies like TI DMC1500? Card, we can refer to it (only signal against a reference link)
    2022-01-25 16:09:08下载
    积分:1
  • DE2 练习源码2-2
    FPGA DE2开发板  实验2第一部分VHDL硬件语言练习源码 Part II You are to design a circuit that converts a four-bit binary number V = v3v2v1v0 into its two-digit decimal equivalent D = d1d0. Table 1 shows the required output values. A partial design of this circuit is given in Figure 1. It includes a comparator that checks when the value of V is greater than 9, and uses the output of this comparator in the control of the 7-segment displays. You are to complete the design of this circuit by creating a VHDL entity which includes the comparator, multiplexers, and circuit A (d
    2022-05-07 21:56:50下载
    积分:1
  • 看门狗X5045的访问
    看门狗X5045的访问-watchdog X5045 visit
    2022-08-14 21:22:33下载
    积分:1
  • 696518资源总数
  • 105873会员总数
  • 12今日下载