登录
首页 » VHDL » verilog实现ALU的源代码,并提供了详细的测试平台!

verilog实现ALU的源代码,并提供了详细的测试平台!

于 2022-03-15 发布 文件大小:1.35 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

verilog实现ALU的源代码,并提供了一个详细的测试平台!-achieve ALU Verilog source code, and provide a detailed test platform!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • USART1—USART1指令控制LED灯
    说明:  stm32f103 usart 控制led灯(STM32F103 USART control LED)
    2020-08-20 15:37:52下载
    积分:1
  • EP2C70F896C6N-pins
    将VHDL程序下载到DE2开发板,引脚分配时需要知道的芯片每个引脚功能(VHDL program will be downloaded to the DE2 development board, you need to know when the pin assignments for each pin of the chip functions)
    2020-12-09 11:09:21下载
    积分:1
  • Asqare
    用fpga实现的连连看游戏,功能还不完善,不过可以借鉴。(Realize with FPGA Lianliankan game, function is not perfect, but can be used for reference.)
    2012-08-27 18:39:59下载
    积分:1
  • RISC
    说明:  URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
    2019-06-16 23:07:39下载
    积分:1
  • 基于EPM1270的PS2键盘鼠标驱动源码Verilog
    基于EPM1270的PS2键盘鼠标驱动源码Verilog-Based on the EPM1270 the PS2 keyboard and mouse-driven Verilog source
    2023-04-28 06:25:04下载
    积分:1
  • it performs the serail dividing operations
    it performs the serail dividing operations
    2022-11-07 21:55:03下载
    积分:1
  • 数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84...
    数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84-4验证-VHDL design of digital stopwatch, accurate to the percentage of seconds in the six digital tube display, respectively, have seconds, minutes, hours, through the target chips EPF10KLC84-4 verification
    2022-07-20 17:58:12下载
    积分:1
  • Clutter-Filtering-
    。给出了时域滤波的基本原理以及通常采用的 IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算 法。从正交多项式的拟合出发,给出了回归滤波器抑制地物杂波的基本原理及 其滤波实现过程。通过对回归滤波器的计算复杂度的研究,寻找使回归滤波器 计算量最小的正交多项式。分析了回归滤波器频率响应特性,比较了回归滤波 器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号,分析了回 归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器,它在滤掉 低频地物杂波的同时,对落在滤波器阻带内的天气回波信号同样会造成衰减。 在天气回波信号谱宽固定的情况下,通过改变天气回波信号的平均多普勒频率, 分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上, 给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of ground clutter suppression, analyzes the characteristics of the ground clutter and weather signals in the Doppler weather radars and simulates Doppler radar echo signals (It includes ground clutter, weather echo signals and the mixture of them). The simulated signals are used later to study the time and frequency domain ground clutter suppression. Secondly, this dissertation talks about the time domain filtering, gives the basic theory of time domain filtering and describes the design method of the usually used fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time domain, the work focuses on the regression filter. From the orthogonal polynomials fit, this dissertation gives the basic theory of the regression filter for ground clutter suppression and the filtering process using a regression filter. Through the study of the computational complexity of regression)
    2012-07-09 22:12:11下载
    积分:1
  • 单周期cpu
    说明:  该文件包含了实现单周期cpu的全部代码以及实验报告,包括仿真波形以及烧板过程(This file contains all the codes and experimental reports of realizing single cycle CPU, including simulation waveform and download process)
    2019-12-14 20:55:42下载
    积分:1
  • FIFO
    This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
    2013-10-04 00:41:42下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载